DE69031433D1 - Speicherzugriffsausnahmebehandlung bei vorausgelesenen Befehlswörtern in dem Befehlsfliessband eines Rechners mit virtuellem Speicher - Google Patents
Speicherzugriffsausnahmebehandlung bei vorausgelesenen Befehlswörtern in dem Befehlsfliessband eines Rechners mit virtuellem SpeicherInfo
- Publication number
- DE69031433D1 DE69031433D1 DE69031433T DE69031433T DE69031433D1 DE 69031433 D1 DE69031433 D1 DE 69031433D1 DE 69031433 T DE69031433 T DE 69031433T DE 69031433 T DE69031433 T DE 69031433T DE 69031433 D1 DE69031433 D1 DE 69031433D1
- Authority
- DE
- Germany
- Prior art keywords
- instruction
- pipeline
- fault information
- memory access
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3865—Recovery, e.g. branch miss-prediction, exception handling using deferred exception handling, e.g. exception flags
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/306,866 US4985825A (en) | 1989-02-03 | 1989-02-03 | System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69031433D1 true DE69031433D1 (de) | 1997-10-23 |
DE69031433T2 DE69031433T2 (de) | 1998-04-16 |
Family
ID=23187213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69031433T Expired - Lifetime DE69031433T2 (de) | 1989-02-03 | 1990-01-31 | Speicherzugriffsausnahmebehandlung bei vorausgelesenen Befehlswörtern in dem Befehlsfliessband eines Rechners mit virtuellem Speicher |
Country Status (7)
Country | Link |
---|---|
US (1) | US4985825A (de) |
EP (1) | EP0381470B1 (de) |
JP (1) | JPH02234248A (de) |
AT (1) | ATE158423T1 (de) |
AU (1) | AU631420B2 (de) |
CA (1) | CA1323701C (de) |
DE (1) | DE69031433T2 (de) |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5297263A (en) * | 1987-07-17 | 1994-03-22 | Mitsubishi Denki Kabushiki Kaisha | Microprocessor with pipeline system having exception processing features |
US5197133A (en) * | 1988-12-19 | 1993-03-23 | Bull Hn Information Systems Inc. | Control store addressing from multiple sources |
US5075844A (en) * | 1989-05-24 | 1991-12-24 | Tandem Computers Incorporated | Paired instruction processor precise exception handling mechanism |
US5329629A (en) * | 1989-07-03 | 1994-07-12 | Tandem Computers Incorporated | Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access |
JP2504235B2 (ja) * | 1989-11-16 | 1996-06-05 | 三菱電機株式会社 | デ―タ処理装置 |
JPH03185530A (ja) * | 1989-12-14 | 1991-08-13 | Mitsubishi Electric Corp | データ処理装置 |
US5546551A (en) * | 1990-02-14 | 1996-08-13 | Intel Corporation | Method and circuitry for saving and restoring status information in a pipelined computer |
US5450564A (en) * | 1990-05-04 | 1995-09-12 | Unisys Corporation | Method and apparatus for cache memory access with separate fetch and store queues |
JP2570466B2 (ja) * | 1990-05-18 | 1997-01-08 | 日本電気株式会社 | 情報処理装置 |
US5251310A (en) * | 1990-06-29 | 1993-10-05 | Digital Equipment Corporation | Method and apparatus for exchanging blocks of information between a cache memory and a main memory |
CA2045789A1 (en) * | 1990-06-29 | 1991-12-30 | Richard Lee Sites | Granularity hint for translation buffer in high performance processor |
GB9114513D0 (en) * | 1991-07-04 | 1991-08-21 | Univ Manchester | Condition detection in asynchronous pipelines |
US5961629A (en) * | 1991-07-08 | 1999-10-05 | Seiko Epson Corporation | High performance, superscalar-based computer system with out-of-order instruction execution |
US5539911A (en) * | 1991-07-08 | 1996-07-23 | Seiko Epson Corporation | High-performance, superscalar-based computer system with out-of-order instruction execution |
US5493687A (en) | 1991-07-08 | 1996-02-20 | Seiko Epson Corporation | RISC microprocessor architecture implementing multiple typed register sets |
US5438668A (en) | 1992-03-31 | 1995-08-01 | Seiko Epson Corporation | System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer |
JP3730252B2 (ja) * | 1992-03-31 | 2005-12-21 | トランスメタ コーポレイション | レジスタ名称変更方法及び名称変更システム |
DE69308548T2 (de) * | 1992-05-01 | 1997-06-12 | Seiko Epson Corp | Vorrichtung und verfahren zum befehlsabschluss in einem superskalaren prozessor. |
JPH0667980A (ja) * | 1992-05-12 | 1994-03-11 | Unisys Corp | 4ブロックキャッシュメモリへのアクセスを最適化するためのキャッシュ論理システムおよびメインフレームコンピュータの高速キャッシュメモリへのアクセス時のダブルミスを防ぐ方法 |
EP0663083B1 (de) | 1992-09-29 | 2000-12-20 | Seiko Epson Corporation | System und verfahren zur handhabung von laden und/oder speichern in einem superskalar mikroprozessor |
US6735685B1 (en) * | 1992-09-29 | 2004-05-11 | Seiko Epson Corporation | System and method for handling load and/or store operations in a superscalar microprocessor |
US5628021A (en) * | 1992-12-31 | 1997-05-06 | Seiko Epson Corporation | System and method for assigning tags to control instruction processing in a superscalar processor |
WO1994016384A1 (en) * | 1992-12-31 | 1994-07-21 | Seiko Epson Corporation | System and method for register renaming |
US5471598A (en) * | 1993-10-18 | 1995-11-28 | Cyrix Corporation | Data dependency detection and handling in a microprocessor with write buffer |
US5615402A (en) * | 1993-10-18 | 1997-03-25 | Cyrix Corporation | Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch |
US6219773B1 (en) | 1993-10-18 | 2001-04-17 | Via-Cyrix, Inc. | System and method of retiring misaligned write operands from a write buffer |
US5740398A (en) * | 1993-10-18 | 1998-04-14 | Cyrix Corporation | Program order sequencing of data in a microprocessor with write buffer |
US5630149A (en) * | 1993-10-18 | 1997-05-13 | Cyrix Corporation | Pipelined processor with register renaming hardware to accommodate multiple size registers |
GB2284493B (en) * | 1993-12-01 | 1998-04-01 | Intel Corp | Exception handling in a processor that performs speculative out-of-order instruction execution |
DE4434895C2 (de) * | 1993-12-23 | 1998-12-24 | Hewlett Packard Co | Verfahren und Vorrichtung zur Behandlung von Ausnahmebedingungen |
US5555399A (en) * | 1994-07-07 | 1996-09-10 | International Business Machines Corporation | Dynamic idle list size processing in a virtual memory management operating system |
US5640526A (en) * | 1994-12-21 | 1997-06-17 | International Business Machines Corporation | Superscaler instruction pipeline having boundary indentification logic for variable length instructions |
US6643765B1 (en) | 1995-08-16 | 2003-11-04 | Microunity Systems Engineering, Inc. | Programmable processor with group floating point operations |
US5933651A (en) * | 1995-09-29 | 1999-08-03 | Matsushita Electric Works, Ltd. | Programmable controller |
US6101590A (en) | 1995-10-10 | 2000-08-08 | Micro Unity Systems Engineering, Inc. | Virtual memory system with local and global virtual address translation |
US5778208A (en) * | 1995-12-18 | 1998-07-07 | International Business Machines Corporation | Flexible pipeline for interlock removal |
US5802573A (en) * | 1996-02-26 | 1998-09-01 | International Business Machines Corp. | Method and system for detecting the issuance and completion of processor instructions |
US6061773A (en) * | 1996-05-03 | 2000-05-09 | Digital Equipment Corporation | Virtual memory system with page table space separating a private space and a shared space in a virtual memory |
JP3849951B2 (ja) * | 1997-02-27 | 2006-11-22 | 株式会社日立製作所 | 主記憶共有型マルチプロセッサ |
US6219758B1 (en) * | 1998-03-24 | 2001-04-17 | International Business Machines Corporation | False exception for cancelled delayed requests |
US6233668B1 (en) | 1999-10-27 | 2001-05-15 | Compaq Computer Corporation | Concurrent page tables |
US6766440B1 (en) * | 2000-02-18 | 2004-07-20 | Texas Instruments Incorporated | Microprocessor with conditional cross path stall to minimize CPU cycle time length |
US6985848B2 (en) * | 2000-03-02 | 2006-01-10 | Texas Instruments Incorporated | Obtaining and exporting on-chip data processor trace and timing information |
JP4522548B2 (ja) * | 2000-03-10 | 2010-08-11 | 富士通フロンテック株式会社 | アクセス監視装置及びアクセス監視方法 |
DE10108107A1 (de) * | 2001-02-21 | 2002-08-29 | Philips Corp Intellectual Pty | Schaltungsanordnung sowie Verfahren zum Erkennen einer Zugriffsverletzung bei einer Mikrokontrolleranordnung |
US7310800B2 (en) * | 2001-02-28 | 2007-12-18 | Safenet, Inc. | Method and system for patching ROM code |
US7684447B2 (en) * | 2004-12-23 | 2010-03-23 | Agilent Technologies, Inc. | Sequencer and method for sequencing |
US7752427B2 (en) * | 2005-12-09 | 2010-07-06 | Atmel Corporation | Stack underflow debug with sticky base |
US20080181210A1 (en) * | 2007-01-31 | 2008-07-31 | Finisar Corporation | Processing register values in multi-process chip architectures |
US9507725B2 (en) * | 2012-12-28 | 2016-11-29 | Intel Corporation | Store forwarding for data caches |
US20140189246A1 (en) * | 2012-12-31 | 2014-07-03 | Bin Xing | Measuring applications loaded in secure enclaves at runtime |
KR101978984B1 (ko) * | 2013-05-14 | 2019-05-17 | 한국전자통신연구원 | 프로세서의 오류를 검출하는 장치 및 방법 |
US10061675B2 (en) * | 2013-07-15 | 2018-08-28 | Texas Instruments Incorporated | Streaming engine with deferred exception reporting |
US9311508B2 (en) * | 2013-12-27 | 2016-04-12 | Intel Corporation | Processors, methods, systems, and instructions to change addresses of pages of secure enclaves |
US20160048679A1 (en) * | 2014-08-18 | 2016-02-18 | Bitdefender IPR Management Ltd. | Systems And Methods for Exposing A Current Processor Instruction Upon Exiting A Virtual Machine |
US20160085695A1 (en) | 2014-09-24 | 2016-03-24 | Intel Corporation | Memory initialization in a protected region |
US10528353B2 (en) | 2016-05-24 | 2020-01-07 | International Business Machines Corporation | Generating a mask vector for determining a processor instruction address using an instruction tag in a multi-slice processor |
US10248555B2 (en) | 2016-05-31 | 2019-04-02 | International Business Machines Corporation | Managing an effective address table in a multi-slice processor |
US10467008B2 (en) * | 2016-05-31 | 2019-11-05 | International Business Machines Corporation | Identifying an effective address (EA) using an interrupt instruction tag (ITAG) in a multi-slice processor |
US10747679B1 (en) * | 2017-12-11 | 2020-08-18 | Amazon Technologies, Inc. | Indexing a memory region |
US11860795B2 (en) * | 2020-02-18 | 2024-01-02 | Arm Limited | Device, system, and method of determining memory requirements and tracking memory usage |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1443777A (en) * | 1973-07-19 | 1976-07-28 | Int Computers Ltd | Data processing apparatus |
JPS6028015B2 (ja) * | 1980-08-28 | 1985-07-02 | 日本電気株式会社 | 情報処理装置 |
JPS57185545A (en) * | 1981-05-11 | 1982-11-15 | Hitachi Ltd | Information processor |
US4757445A (en) * | 1983-09-12 | 1988-07-12 | Motorola, Inc. | Method and apparatus for validating prefetched instruction |
US4710866A (en) * | 1983-09-12 | 1987-12-01 | Motorola, Inc. | Method and apparatus for validating prefetched instruction |
DE3369015D1 (en) * | 1983-09-16 | 1987-02-12 | Ibm Deutschland | Arrangement in the command circuit of a pipe-line processor for instruction interrupt and report |
US5063497A (en) * | 1987-07-01 | 1991-11-05 | Digital Equipment Corporation | Apparatus and method for recovering from missing page faults in vector data processing operations |
US4875160A (en) * | 1988-07-20 | 1989-10-17 | Digital Equipment Corporation | Method for implementing synchronous pipeline exception recovery |
-
1989
- 1989-02-03 US US07/306,866 patent/US4985825A/en not_active Expired - Lifetime
- 1989-09-19 CA CA000611918A patent/CA1323701C/en not_active Expired - Fee Related
-
1990
- 1990-01-16 JP JP2007008A patent/JPH02234248A/ja active Granted
- 1990-01-31 AT AT90301002T patent/ATE158423T1/de not_active IP Right Cessation
- 1990-01-31 EP EP90301002A patent/EP0381470B1/de not_active Expired - Lifetime
- 1990-01-31 DE DE69031433T patent/DE69031433T2/de not_active Expired - Lifetime
- 1990-04-27 AU AU53943/90A patent/AU631420B2/en not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
CA1323701C (en) | 1993-10-26 |
ATE158423T1 (de) | 1997-10-15 |
EP0381470A3 (de) | 1992-11-19 |
EP0381470A2 (de) | 1990-08-08 |
JPH0526219B2 (de) | 1993-04-15 |
US4985825A (en) | 1991-01-15 |
AU5394390A (en) | 1991-12-19 |
JPH02234248A (ja) | 1990-09-17 |
AU631420B2 (en) | 1992-11-26 |
EP0381470B1 (de) | 1997-09-17 |
DE69031433T2 (de) | 1998-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69031433D1 (de) | Speicherzugriffsausnahmebehandlung bei vorausgelesenen Befehlswörtern in dem Befehlsfliessband eines Rechners mit virtuellem Speicher | |
JP3618385B2 (ja) | データをバッファリングする方法およびそのシステム | |
KR100290269B1 (ko) | 추론적명령에있어서의예외처리 | |
KR900005299A (ko) | 가상계산기 시스템 | |
TW376488B (en) | Virtual memory system with local and global virtual address translation | |
EP0735463A3 (de) | Rechnerprozessor mit Registerspeicher mit reduzierter Bandbreite von Lese- und/oder Schreibtor | |
EP0213842A3 (en) | Mechanism for performing data references to storage in parallel with instruction execution on a reduced instruction-set processor | |
EP1653343A3 (de) | Speicherinvalidierung, Löschung von Puffereintragungen | |
EP1849062A2 (de) | Teilwortbeschreibbares konstruiertes register zur direkten akkumulation fehlausgerichteter daten | |
KR19990072271A (ko) | 고성능의추론적인오정렬로드연산 | |
JP3641031B2 (ja) | 命令装置 | |
US5155828A (en) | Computing system with a cache memory and an additional look-aside cache memory | |
JP2575598B2 (ja) | マルチプロセッサ・コンピュータ・システムのシステム・メモリの並行性を増大する方法およびシステム | |
CA2026225C (en) | Apparatus for accelerating store operations in a risc computer | |
US11494190B2 (en) | Circuitry and method for controlling a generated association of a physical register with a predicated processing operation based on predicate data state | |
GB2302190A (en) | Data cache | |
JPS5734254A (en) | Information processing device | |
JPS6418840A (en) | Information processor | |
KR930702726A (ko) | 분리된 구조적 의존도를 가진 알 아이 에스 씨(risc) 마이크로프로세서 구조 | |
JPS6150343B2 (de) | ||
GB2426083A (en) | Software emulation of a pipeline processor | |
JPS63157236A (ja) | 命令の先取り制御を行なう情報処理装置 | |
JPH0736693A (ja) | 情報処理装置 | |
JPS6437625A (en) | Branch instruction control system | |
JPS6482257A (en) | Vector data load system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Free format text: GRUENECKER, KINKELDEY, STOCKMAIR & SCHWANHAEUSSER, 80538 MUENCHEN |