DE69117454T2 - Verfahren und Gerät für die Fehlerdiagnose während Boundary-Scantests - Google Patents

Verfahren und Gerät für die Fehlerdiagnose während Boundary-Scantests

Info

Publication number
DE69117454T2
DE69117454T2 DE69117454T DE69117454T DE69117454T2 DE 69117454 T2 DE69117454 T2 DE 69117454T2 DE 69117454 T DE69117454 T DE 69117454T DE 69117454 T DE69117454 T DE 69117454T DE 69117454 T2 DE69117454 T2 DE 69117454T2
Authority
DE
Germany
Prior art keywords
fault diagnosis
boundary scan
diagnosis during
scan tests
during boundary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69117454T
Other languages
English (en)
Other versions
DE69117454D1 (de
Inventor
Kenneth E Posse
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agilent Technologies Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of DE69117454D1 publication Critical patent/DE69117454D1/de
Application granted granted Critical
Publication of DE69117454T2 publication Critical patent/DE69117454T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318566—Comparators; Diagnosing the device under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
DE69117454T 1990-12-04 1991-11-14 Verfahren und Gerät für die Fehlerdiagnose während Boundary-Scantests Expired - Fee Related DE69117454T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/623,877 US5260947A (en) 1990-12-04 1990-12-04 Boundary-scan test method and apparatus for diagnosing faults in a device under test

Publications (2)

Publication Number Publication Date
DE69117454D1 DE69117454D1 (de) 1996-04-04
DE69117454T2 true DE69117454T2 (de) 1996-07-18

Family

ID=24499755

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69117454T Expired - Fee Related DE69117454T2 (de) 1990-12-04 1991-11-14 Verfahren und Gerät für die Fehlerdiagnose während Boundary-Scantests

Country Status (3)

Country Link
US (1) US5260947A (de)
EP (1) EP0489511B1 (de)
DE (1) DE69117454T2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102020122457A1 (de) 2020-08-27 2022-03-03 Infineon Technologies Ag Schaltungsanordnungsdesign

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2766119B2 (ja) * 1992-04-20 1998-06-18 日本電気株式会社 空間スイッチ回路
US5448576A (en) * 1992-10-29 1995-09-05 Bull Hn Information Systems Inc. Boundary scan architecture extension
US5450415A (en) * 1992-11-25 1995-09-12 Matsushita Electric Industrial Co., Ltd. Boundary scan cell circuit and boundary scan test circuit
US5477545A (en) * 1993-02-09 1995-12-19 Lsi Logic Corporation Method and apparatus for testing of core-cell based integrated circuits
GB9303758D0 (en) * 1993-02-25 1993-04-14 Texas Instruments Ltd Improvements in or relating to integrated logic circuits
JP2727930B2 (ja) * 1993-10-04 1998-03-18 日本電気株式会社 バウンダリスキャンテスト回路
US5617531A (en) * 1993-11-02 1997-04-01 Motorola, Inc. Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor
GB9417602D0 (en) * 1994-09-01 1994-10-19 Inmos Ltd A controller for implementing scan testing
US5592493A (en) * 1994-09-13 1997-01-07 Motorola Inc. Serial scan chain architecture for a data processing system and method of operation
US5682392A (en) * 1994-09-28 1997-10-28 Teradyne, Inc. Method and apparatus for the automatic generation of boundary scan description language files
US5598421A (en) * 1995-02-17 1997-01-28 Unisys Corporation Method and system for tracking the state of each one of multiple JTAG chains used in testing the logic of intergrated circuits
US5691991A (en) * 1995-03-17 1997-11-25 International Business Machines Corporation Process for identifying defective interconnection net end points in boundary scan testable circuit devices
US5553082A (en) * 1995-05-01 1996-09-03 International Business Machines Corporation Built-in self-test for logic circuitry at memory array output
CA2245549C (en) * 1996-02-06 2003-04-08 Telefonaktiebolaget Lm Ericsson Assembly and method for testing integrated circuit devices
US5867036A (en) * 1996-05-29 1999-02-02 Lsi Logic Corporation Domino scan architecture and domino scan flip-flop for the testing of domino and hybrid CMOS circuits
US5774476A (en) * 1997-02-03 1998-06-30 Motorola, Inc. Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit
US5889788A (en) * 1997-02-03 1999-03-30 Motorola, Inc. Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation
US6049901A (en) * 1997-09-16 2000-04-11 Stock; Mary C. Test system for integrated circuits using a single memory for both the parallel and scan modes of testing
US6237123B1 (en) * 1997-10-07 2001-05-22 Lucent Technologies Inc. Built-in self-test controlled by a token network and method
US6578166B1 (en) * 2000-02-09 2003-06-10 Sun Microsystems, Inc. Restricting the damaging effects of software faults on test and configuration circuitry
US6988229B1 (en) 2002-02-11 2006-01-17 Folea Jr Richard Victor Method and apparatus for monitoring and controlling boundary scan enabled devices
US6862705B1 (en) * 2002-08-21 2005-03-01 Applied Micro Circuits Corporation System and method for testing high pin count electronic devices using a test board with test channels
US7036062B2 (en) * 2002-10-02 2006-04-25 Teseda Corporation Single board DFT integrated circuit tester
US7131043B1 (en) * 2003-09-25 2006-10-31 Altera Corporation Automatic testing for programmable networks of control signals
US20050108228A1 (en) * 2003-11-05 2005-05-19 Larson Lee A. Apparatus and method for performing a polling operation of a single bit in a JTAG data stream
US8543876B1 (en) * 2010-06-18 2013-09-24 Altera Corporation Method and apparatus for serial scan test data delivery
US8405419B1 (en) 2011-09-15 2013-03-26 International Business Machines Corporation Digital test system and method for value based data
US8990646B2 (en) * 2012-05-31 2015-03-24 Hewlett-Packard Development Company, L.P. Memory error test routine

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4354268A (en) * 1980-04-03 1982-10-12 Santek, Inc. Intelligent test head for automatic test system
US4801870A (en) * 1985-06-24 1989-01-31 International Business Machines Corporation Weighted random pattern testing apparatus and method
US4760330A (en) * 1986-06-06 1988-07-26 Northern Telecom Limited Test system with shared test instruments
JPH0746125B2 (ja) * 1987-10-12 1995-05-17 富士通株式会社 スキャンテスト制御回路
US4945536A (en) * 1988-09-09 1990-07-31 Northern Telecom Limited Method and apparatus for testing digital systems
US5005173A (en) * 1988-12-07 1991-04-02 Texas Instruments Incorporated Parallel module testing
US5023875A (en) * 1989-05-26 1991-06-11 Hughes Aircraft Company Interlaced scan fault detection system
JPH03170885A (ja) * 1989-11-30 1991-07-24 Ando Electric Co Ltd Ｄｃ測定部と複数のｄｕｔとの順次接続回路
US5150048A (en) * 1990-09-12 1992-09-22 Hewlett-Packard Company General purpose, reconfigurable system for processing serial bit streams
US5101150A (en) * 1991-02-22 1992-03-31 Genrad, Inc. Automatic circuit tester with separate instrument and scanner buses

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102020122457A1 (de) 2020-08-27 2022-03-03 Infineon Technologies Ag Schaltungsanordnungsdesign

Also Published As

Publication number Publication date
DE69117454D1 (de) 1996-04-04
US5260947A (en) 1993-11-09
EP0489511A2 (de) 1992-06-10
EP0489511B1 (de) 1996-02-28
EP0489511A3 (en) 1993-05-12

Similar Documents

Publication Publication Date Title
DE69117454D1 (de) Verfahren und Gerät für die Fehlerdiagnose während Boundary-Scantests
DE69430164D1 (de) Röntgenstrahlabbildunggerät und Verfahren für Diagnosezwecke
DE59009723D1 (de) Ultraschall-Prüfkopf und Verfahren zu seinem Betrieb.
DE69330772T2 (de) Diagnostische mikrobiologische testvorrichtung und verfahren
DE69128344T2 (de) Vorrichtung und verfahren für elektrochemische messungen
DE69030832D1 (de) Automatische Analysevorrichtung und Verfahren für klinische Untersuchung
DE3486027D1 (de) Testvorrichtung und verfahren.
DE69117832D1 (de) Verfahren und Vorrichtung für die Thrombektomie
DE69617274T2 (de) Verfahren und vorrichtung für diagnostischen dns-test
DE3766978D1 (de) Verfahren und geraet fuer augendiagnostik.
DE69020411D1 (de) Verfahren und Gerät für augenoptische Messungen.
DE69300739D1 (de) Vorrichtung und Verfahren für das Untersuchen von rohrförmigen Teilen.
DE69123032T2 (de) Entlüftungsvorrichtung und Verfahren für einen Autoklaven
DE59302848D1 (de) Ultraschall-prüfkopf und verfahren zu seinem betrieb
DE69410262T2 (de) Verfahren und Vorrichtung für Hochgeschwindigkeitsbildaufnahme
DE69020410D1 (de) Verfahren und Gerät für augenoptische Messungen.
DE69839750D1 (de) Verfahren und Vorrichtung für Diagnostik-Bilderzeugung
DE68919674T2 (de) Verfahren und Gerät zur Diagnose von Netzwerken.
DE69022925D1 (de) Halbleiteranordnung und Verfahren zum Test derselben.
DE69419064T2 (de) Verfahren und Gerät für eine Festkörper-Bildaufnahme-Vorrichtung
DE69219531D1 (de) Verfahren und Apparat für Verbindungsanordnungen wobei die automatische Bandmontage-Technik angewendet wird
DE69217807T2 (de) Verfahren und Vorrichtung zum Test eines ringförmigen Hochgeschwindigkeitsnetzwerkes
DE69106997D1 (de) Impulsechogerät und Verfahren zum Feststellen von Fehlstellen.
DE69108570T2 (de) Verfahren und Vorrichtung für die Positionierung eines Anfangsdrahtes.
DE69104596T2 (de) Vorrichtung und Verfahren für die ständige Diagnose von Turbo-Motoren.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: AGILENT TECHNOLOGIES, INC. (N.D.GES.D.STAATES DELA

8339 Ceased/non-payment of the annual fee