DE69123875D1 - Halbleiter-Speichereinrichtung mit auf parallelen Daten-Bits anwendbarer diagnostischer Einheit - Google Patents

Halbleiter-Speichereinrichtung mit auf parallelen Daten-Bits anwendbarer diagnostischer Einheit

Info

Publication number
DE69123875D1
DE69123875D1 DE69123875T DE69123875T DE69123875D1 DE 69123875 D1 DE69123875 D1 DE 69123875D1 DE 69123875 T DE69123875 T DE 69123875T DE 69123875 T DE69123875 T DE 69123875T DE 69123875 D1 DE69123875 D1 DE 69123875D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
data bits
parallel data
diagnostic unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69123875T
Other languages
English (en)
Other versions
DE69123875T2 (de
Inventor
Kazuhiro Nakada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69123875D1 publication Critical patent/DE69123875D1/de
Publication of DE69123875T2 publication Critical patent/DE69123875T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30Accessing single arrays
    • G11C29/34Accessing multiple bits simultaneously
DE69123875T 1990-03-30 1991-03-25 Halbleiter-Speichereinrichtung mit auf parallelen Daten-Bits anwendbarer diagnostischer Einheit Expired - Fee Related DE69123875T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2084006A JP2953737B2 (ja) 1990-03-30 1990-03-30 複数ビット並列テスト回路を具備する半導体メモリ

Publications (2)

Publication Number Publication Date
DE69123875D1 true DE69123875D1 (de) 1997-02-13
DE69123875T2 DE69123875T2 (de) 1997-06-26

Family

ID=13818522

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69123875T Expired - Fee Related DE69123875T2 (de) 1990-03-30 1991-03-25 Halbleiter-Speichereinrichtung mit auf parallelen Daten-Bits anwendbarer diagnostischer Einheit

Country Status (4)

Country Link
US (1) US5079747A (de)
EP (1) EP0455977B1 (de)
JP (1) JP2953737B2 (de)
DE (1) DE69123875T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2549209B2 (ja) * 1991-01-23 1996-10-30 株式会社東芝 半導体記憶装置
KR950001293B1 (ko) * 1992-04-22 1995-02-15 삼성전자주식회사 반도체 메모리칩의 병렬테스트 회로
US5377144A (en) * 1993-07-27 1994-12-27 Texas Instruments Inc. Memory array reconfiguration for testing
KR0168896B1 (ko) * 1993-09-20 1999-02-01 세키자와 다다시 패리티에 의해 에러를 수정할 수 있는 반도체 메모리장치
US5655113A (en) * 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
JPH08203278A (ja) * 1995-01-25 1996-08-09 Sony Corp 半導体メモリ
JP2746222B2 (ja) * 1995-08-31 1998-05-06 日本電気株式会社 半導体記憶装置
JP4503142B2 (ja) * 2000-06-14 2010-07-14 株式会社ルネサステクノロジ 半導体記憶装置
JP2004234770A (ja) * 2003-01-31 2004-08-19 Renesas Technology Corp 半導体記憶装置とテスト方法
KR100639614B1 (ko) * 2004-10-15 2006-10-30 주식회사 하이닉스반도체 뱅크 내 셀을 테스트하기 위한 데이터 출력 컴프레스 회로및 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4287577A (en) * 1979-09-27 1981-09-01 Communications Satellite Corporation Interleaved TDMA terrestrial interface buffer
JP2523586B2 (ja) * 1987-02-27 1996-08-14 株式会社日立製作所 半導体記憶装置
US4967394A (en) * 1987-09-09 1990-10-30 Kabushiki Kaisha Toshiba Semiconductor memory device having a test cell array
JPH02226589A (ja) * 1989-02-27 1990-09-10 Nec Corp 半導体記憶装置
JPH0359899A (ja) * 1989-07-27 1991-03-14 Nec Corp 半導体メモリ

Also Published As

Publication number Publication date
JPH03283199A (ja) 1991-12-13
EP0455977A2 (de) 1991-11-13
US5079747A (en) 1992-01-07
EP0455977B1 (de) 1997-01-02
EP0455977A3 (de) 1995-02-08
DE69123875T2 (de) 1997-06-26
JP2953737B2 (ja) 1999-09-27

Similar Documents

Publication Publication Date Title
KR900012364A (ko) 더미비트선을 갖춘 반도체 메모리장치
DE69227011T2 (de) Löschbare Halbleiterspeicheranordnung mit verbesserter Zuverlässigkeit
DE3886182T2 (de) Mehrcachedatenspeicheranordnung.
DE69131674T2 (de) Rechneranordnung mit wählbarem Cache-Speichersubsystem
DE69326310D1 (de) Halbleiterspeichervorrichtung mit geteilter Wortleitungsstruktur
DE69124291D1 (de) Halbleiterspeicher mit verbesserter Leseanordnung
DE69229763D1 (de) Speicherzugriffsvorrichtung
DE69123952D1 (de) Rechneradressierungseinrichtung
DE68921900T2 (de) Halbleiterspeicheranordnung mit serieller Zugriffsanordnung.
DE69119208D1 (de) Halbleiter-Speichereinrichtung mit Möglichkeit zum direkten Einlesen des Potentials von Bit-Lines
DE68925336D1 (de) Datenverarbeitungsvorrichtung mit Cache-Speicher
DE69123875T2 (de) Halbleiter-Speichereinrichtung mit auf parallelen Daten-Bits anwendbarer diagnostischer Einheit
DE69233541D1 (de) Datenübertragungsgerät
DE69022475T2 (de) Halbleiterspeichereinrichtung mit hoher Datenlesegeschwindigkeit.
IT1241318B (it) Dispositivo di indirizzamento di memoria
DE3480960D1 (de) Speichereinrichtung mit registerumtauschfunktion.
DE69122150T2 (de) Halbleiter-Speichereinrichtung mit verbesserter Kontrollfunktion für Datenbusse
DE69130967D1 (de) Rechnerspeicheranordnung
DE69231720T2 (de) Speicherzugriffsvorrichtung mit Adresspipeline
DE69129603D1 (de) Halbleiterspeicheranordnung mit einem verbesserten Schreibmodus
DE3887862T2 (de) Cache-Speichervorrichtung.
DE69128173D1 (de) Redundante Halbleiterspeicheranordnung
DE68927853T2 (de) Informationsverarbeitungsvorrichtung mit Cache-Speicher
DE69119546D1 (de) Datenladevorrichtung mit Cache-Speicher
DE68906058T2 (de) Halbleiter-Speichereinrichtung mit verbesserter Adressenverdrahtungsanordnung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC CORP., TOKIO/TOKYO, JP

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8339 Ceased/non-payment of the annual fee