FR2652448B1
(fr)
*
|
1989-09-28 |
1994-04-29 |
Commissariat Energie Atomique |
Procede de fabrication d'un circuit integre mis haute tension.
|
JPH04217373A
(ja)
*
|
1990-12-18 |
1992-08-07 |
Sharp Corp |
不揮発性記憶装置およびその製造方法
|
JPH04354118A
(ja)
*
|
1991-05-31 |
1992-12-08 |
Mitsubishi Electric Corp |
半導体装置の製造方法
|
JPH055898A
(ja)
*
|
1991-06-27 |
1993-01-14 |
Casio Comput Co Ltd |
薄膜素子形成パネル
|
JPH05110005A
(ja)
*
|
1991-10-16 |
1993-04-30 |
N M B Semiconductor:Kk |
Mos型トランジスタ半導体装置およびその製造方法
|
US5332913A
(en)
*
|
1991-12-17 |
1994-07-26 |
Intel Corporation |
Buried interconnect structure for semiconductor devices
|
US5418398A
(en)
*
|
1992-05-29 |
1995-05-23 |
Sgs-Thomson Microelectronics, Inc. |
Conductive structures in integrated circuits
|
US5330925A
(en)
*
|
1992-06-18 |
1994-07-19 |
At&T Bell Laboratories |
Method for making a MOS device
|
US5418174A
(en)
*
|
1992-06-26 |
1995-05-23 |
Sgs-Thomson Microelectronics, Inc. |
Method of forming radiation hard integrated circuits
|
US5242847A
(en)
*
|
1992-07-27 |
1993-09-07 |
North Carolina State University At Raleigh |
Selective deposition of doped silion-germanium alloy on semiconductor substrate
|
US5393685A
(en)
*
|
1992-08-10 |
1995-02-28 |
Taiwan Semiconductor Manufacturing Company |
Peeling free metal silicide films using rapid thermal anneal
|
US5272099A
(en)
*
|
1992-11-27 |
1993-12-21 |
Etron Technology Inc. |
Fabrication of transistor contacts
|
US5371396A
(en)
*
|
1993-07-02 |
1994-12-06 |
Thunderbird Technologies, Inc. |
Field effect transistor having polycrystalline silicon gate junction
|
US5671397A
(en)
*
|
1993-12-27 |
1997-09-23 |
At&T Global Information Solutions Company |
Sea-of-cells array of transistors
|
US6675361B1
(en)
|
1993-12-27 |
2004-01-06 |
Hyundai Electronics America |
Method of constructing an integrated circuit comprising an embedded macro
|
US5409853A
(en)
*
|
1994-05-20 |
1995-04-25 |
International Business Machines Corporation |
Process of making silicided contacts for semiconductor devices
|
US5641708A
(en)
*
|
1994-06-07 |
1997-06-24 |
Sgs-Thomson Microelectronics, Inc. |
Method for fabricating conductive structures in integrated circuits
|
US5496750A
(en)
*
|
1994-09-19 |
1996-03-05 |
Texas Instruments Incorporated |
Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition
|
JP2964925B2
(ja)
*
|
1994-10-12 |
1999-10-18 |
日本電気株式会社 |
相補型mis型fetの製造方法
|
US5710450A
(en)
*
|
1994-12-23 |
1998-01-20 |
Intel Corporation |
Transistor with ultra shallow tip and method of fabrication
|
US5656519A
(en)
*
|
1995-02-14 |
1997-08-12 |
Nec Corporation |
Method for manufacturing salicide semiconductor device
|
US5824577A
(en)
*
|
1995-02-16 |
1998-10-20 |
National Semiconductor Corporation |
MOSFET with reduced leakage current
|
JPH0945907A
(ja)
*
|
1995-07-28 |
1997-02-14 |
Nec Corp |
半導体装置の製造方法
|
US5585286A
(en)
*
|
1995-08-31 |
1996-12-17 |
Lsi Logic Corporation |
Implantation of a semiconductor substrate with controlled amount of noble gas ions to reduce channeling and/or diffusion of a boron dopant subsequently implanted into the substrate to form P- LDD region of a PMOS device
|
DE19535618A1
(de)
*
|
1995-09-25 |
1997-03-27 |
Siemens Ag |
Verfahren zur Herstellung von mikroelektronischen Strukturen
|
JP3329640B2
(ja)
*
|
1995-10-10 |
2002-09-30 |
株式会社東芝 |
半導体装置の製造方法
|
KR970030891A
(ko)
*
|
1995-11-21 |
1997-06-26 |
윌리엄 이. 힐러 |
Mos 기술에서의 급속 열 어닐링 처리
|
JP2848299B2
(ja)
*
|
1995-12-21 |
1999-01-20 |
日本電気株式会社 |
半導体装置及びその製造方法
|
US5869405A
(en)
|
1996-01-03 |
1999-02-09 |
Micron Technology, Inc. |
In situ rapid thermal etch and rapid thermal oxidation
|
KR100218299B1
(ko)
*
|
1996-02-05 |
1999-09-01 |
구본준 |
트랜지스터 제조방법
|
US5940699A
(en)
*
|
1996-02-26 |
1999-08-17 |
Sony Corporation |
Process of fabricating semiconductor device
|
US5741737A
(en)
|
1996-06-27 |
1998-04-21 |
Cypress Semiconductor Corporation |
MOS transistor with ramped gate oxide thickness and method for making same
|
JP2894283B2
(ja)
*
|
1996-06-27 |
1999-05-24 |
日本電気株式会社 |
半導体装置の製造方法
|
US5714398A
(en)
*
|
1996-07-16 |
1998-02-03 |
National Science Council Of Republic Of China |
Self-aligned tungsten strapped source/drain and gate technology for deep submicron CMOS
|
DE59707274D1
(de)
*
|
1996-09-27 |
2002-06-20 |
Infineon Technologies Ag |
Integrierte CMOS-Schaltungsanordnung und Verfahren zu deren Herstellung
|
US5783486A
(en)
*
|
1996-10-18 |
1998-07-21 |
Vanguard International Semiconductor Corporation |
Bridge-free self aligned silicide process
|
US6063675A
(en)
*
|
1996-10-28 |
2000-05-16 |
Texas Instruments Incorporated |
Method of forming a MOSFET using a disposable gate with a sidewall dielectric
|
US6063677A
(en)
*
|
1996-10-28 |
2000-05-16 |
Texas Instruments Incorporated |
Method of forming a MOSFET using a disposable gate and raised source and drain
|
US5766969A
(en)
*
|
1996-12-06 |
1998-06-16 |
Advanced Micro Devices, Inc. |
Multiple spacer formation/removal technique for forming a graded junction
|
US5869879A
(en)
*
|
1996-12-06 |
1999-02-09 |
Advanced Micro Devices, Inc. |
CMOS integrated circuit having a sacrificial metal spacer for producing graded NMOS source/drain junctions dissimilar from PMOS source/drain junctions
|
DE19652417A1
(de)
*
|
1996-12-09 |
1998-06-10 |
Inst Halbleiterphysik Gmbh |
MOSFET und Verfahren zur Herstellung der Schichten für einen derartigen Transistor
|
FR2757312B1
(fr)
*
|
1996-12-16 |
1999-01-08 |
Commissariat Energie Atomique |
Transistor mis a grille metallique auto-alignee et son procede de fabrication
|
US5895955A
(en)
*
|
1997-01-10 |
1999-04-20 |
Advanced Micro Devices, Inc. |
MOS transistor employing a removable, dual layer etch stop to protect implant regions from sidewall spacer overetch
|
US5793089A
(en)
*
|
1997-01-10 |
1998-08-11 |
Advanced Micro Devices, Inc. |
Graded MOS transistor junction formed by aligning a sequence of implants to a selectively removable polysilicon sidewall space and oxide thermally grown thereon
|
JPH10223889A
(ja)
*
|
1997-02-04 |
1998-08-21 |
Mitsubishi Electric Corp |
Misトランジスタおよびその製造方法
|
US5807759A
(en)
*
|
1997-02-20 |
1998-09-15 |
National Semiconductor Corporation |
Method of fabricating a contact structure for a raised source/drain MOSFET
|
US5904552A
(en)
*
|
1997-02-25 |
1999-05-18 |
Motorola, Inc. |
Method of resistless patterning of a substrate for implantation
|
JP3635843B2
(ja)
*
|
1997-02-25 |
2005-04-06 |
東京エレクトロン株式会社 |
膜積層構造及びその形成方法
|
US5851883A
(en)
|
1997-04-23 |
1998-12-22 |
Advanced Micro Devices, Inc. |
High density integrated circuit process
|
DE19718167C1
(de)
*
|
1997-04-29 |
1998-06-18 |
Siemens Ag |
MOS-Transistor und Verfahren zu dessen Herstellung
|
US6063676A
(en)
*
|
1997-06-09 |
2000-05-16 |
Integrated Device Technology, Inc. |
Mosfet with raised source and drain regions
|
US6043129A
(en)
*
|
1997-06-09 |
2000-03-28 |
Integrated Device Technology, Inc. |
High density MOSFET with raised source and drain regions
|
US6074921A
(en)
*
|
1997-06-30 |
2000-06-13 |
Vlsi Technology, Inc. |
Self-aligned processing of semiconductor device features
|
US6207543B1
(en)
|
1997-06-30 |
2001-03-27 |
Vlsi Technology, Inc. |
Metallization technique for gate electrodes and local interconnects
|
US6777759B1
(en)
|
1997-06-30 |
2004-08-17 |
Intel Corporation |
Device structure and method for reducing silicide encroachment
|
US6518155B1
(en)
*
|
1997-06-30 |
2003-02-11 |
Intel Corporation |
Device structure and method for reducing silicide encroachment
|
US6420273B1
(en)
|
1997-06-30 |
2002-07-16 |
Koninklijke Philips Electronics N.V. |
Self-aligned etch-stop layer formation for semiconductor devices
|
US6013569A
(en)
*
|
1997-07-07 |
2000-01-11 |
United Microelectronics Corp. |
One step salicide process without bridging
|
US6232188B1
(en)
*
|
1997-07-31 |
2001-05-15 |
Texas Instruments Incorporated |
CMP-free disposable gate process
|
US6261887B1
(en)
*
|
1997-08-28 |
2001-07-17 |
Texas Instruments Incorporated |
Transistors with independently formed gate structures and method
|
US6037232A
(en)
*
|
1997-09-15 |
2000-03-14 |
Advanced Micro Devices |
Semiconductor device having elevated silicidation layer and process for fabrication thereof
|
US5989718A
(en)
*
|
1997-09-24 |
1999-11-23 |
Micron Technology |
Dielectric diffusion barrier
|
US6051460A
(en)
*
|
1997-11-12 |
2000-04-18 |
Advanced Micro Devices, Inc. |
Preventing boron penetration through thin gate oxide of P-channel devices by doping polygate with silicon
|
US5856225A
(en)
*
|
1997-11-24 |
1999-01-05 |
Chartered Semiconductor Manufacturing Ltd |
Creation of a self-aligned, ion implanted channel region, after source and drain formation
|
JP2967477B2
(ja)
*
|
1997-11-26 |
1999-10-25 |
日本電気株式会社 |
半導体装置の製造方法
|
US5976925A
(en)
*
|
1997-12-01 |
1999-11-02 |
Advanced Micro Devices |
Process of fabricating a semiconductor devise having asymmetrically-doped active region and gate electrode
|
US5940698A
(en)
*
|
1997-12-01 |
1999-08-17 |
Advanced Micro Devices |
Method of making a semiconductor device having high performance gate electrode structure
|
US6306712B1
(en)
*
|
1997-12-05 |
2001-10-23 |
Texas Instruments Incorporated |
Sidewall process and method of implantation for improved CMOS with benefit of low CGD, improved doping profiles, and insensitivity to chemical processing
|
US6127233A
(en)
*
|
1997-12-05 |
2000-10-03 |
Texas Instruments Incorporated |
Lateral MOSFET having a barrier between the source/drain regions and the channel region
|
US6187641B1
(en)
*
|
1997-12-05 |
2001-02-13 |
Texas Instruments Incorporated |
Lateral MOSFET having a barrier between the source/drain region and the channel region using a heterostructure raised source/drain region
|
IT1296624B1
(it)
*
|
1997-12-10 |
1999-07-14 |
Sgs Thomson Microelectronics |
Struttura e metodo per la valutazione di un dispositivo elettronico integrato.
|
US6051486A
(en)
*
|
1997-12-18 |
2000-04-18 |
Advanced Miero Devices |
Method and structure for replaceable gate electrode in insulated gate field effect transistors
|
US6087234A
(en)
*
|
1997-12-19 |
2000-07-11 |
Texas Instruments - Acer Incorporated |
Method of forming a self-aligned silicide MOSFET with an extended ultra-shallow S/D junction
|
US6218276B1
(en)
|
1997-12-22 |
2001-04-17 |
Lsi Logic Corporation |
Silicide encapsulation of polysilicon gate and interconnect
|
EP0926739A1
(de)
|
1997-12-24 |
1999-06-30 |
Texas Instruments Incorporated |
Struktur und Herstellungsverfahren für MIS-Feldeffekt-Transistor
|
US5902125A
(en)
*
|
1997-12-29 |
1999-05-11 |
Texas Instruments--Acer Incorporated |
Method to form stacked-Si gate pMOSFETs with elevated and extended S/D junction
|
US6180978B1
(en)
|
1997-12-30 |
2001-01-30 |
Texas Instruments Incorporated |
Disposable gate/replacement gate MOSFETs for sub-0.1 micron gate length and ultra-shallow junctions
|
US6127232A
(en)
*
|
1997-12-30 |
2000-10-03 |
Texas Instruments Incorporated |
Disposable gate/replacement gate MOSFETS for sub-0.1 micron gate length and ultra-shallow junctions
|
US6117741A
(en)
*
|
1998-01-09 |
2000-09-12 |
Texas Instruments Incorporated |
Method of forming a transistor having an improved sidewall gate structure
|
US6153456A
(en)
*
|
1998-01-14 |
2000-11-28 |
Vlsi Technology, Inc. |
Method of selectively applying dopants to an integrated circuit semiconductor device without using a mask
|
US6118163A
(en)
*
|
1998-02-04 |
2000-09-12 |
Advanced Micro Devices, Inc. |
Transistor with integrated poly/metal gate electrode
|
US6156613A
(en)
*
|
1998-03-02 |
2000-12-05 |
Texas Instruments - Acer Incorporated |
Method to form MOSFET with an elevated source/drain
|
US6369423B2
(en)
|
1998-03-03 |
2002-04-09 |
Kabushiki Kaisha Toshiba |
Semiconductor device with a thin gate stack having a plurality of insulating layers
|
US6074922A
(en)
*
|
1998-03-13 |
2000-06-13 |
Taiwan Semiconductor Manufacturing Company |
Enhanced structure for salicide MOSFET
|
US5982001A
(en)
*
|
1998-03-30 |
1999-11-09 |
Texas Instruments - Acer Incorporated |
MOSFETS structure with a recessed self-aligned silicide contact and an extended source/drain junction
|
US6037233A
(en)
*
|
1998-04-27 |
2000-03-14 |
Lsi Logic Corporation |
Metal-encapsulated polysilicon gate and interconnect
|
JP3754234B2
(ja)
|
1998-04-28 |
2006-03-08 |
インターナショナル・ビジネス・マシーンズ・コーポレーション |
ゲート構造側壁の酸化膜の形成方法
|
US6331468B1
(en)
*
|
1998-05-11 |
2001-12-18 |
Lsi Logic Corporation |
Formation of integrated circuit structure using one or more silicon layers for implantation and out-diffusion in formation of defect-free source/drain regions and also for subsequent formation of silicon nitride spacers
|
US6175147B1
(en)
*
|
1998-05-14 |
2001-01-16 |
Micron Technology Inc. |
Device isolation for semiconductor devices
|
US6232641B1
(en)
|
1998-05-29 |
2001-05-15 |
Kabushiki Kaisha Toshiba |
Semiconductor apparatus having elevated source and drain structure and manufacturing method therefor
|
US6124610A
(en)
|
1998-06-26 |
2000-09-26 |
Advanced Micro Devices, Inc. |
Isotropically etching sidewall spacers to be used for both an NMOS source/drain implant and a PMOS LDD implant
|
EP1100128B1
(de)
*
|
1998-06-30 |
2009-04-15 |
Sharp Kabushiki Kaisha |
Verfahren zur herstellung einer halbleiteranordnung
|
KR100335525B1
(ko)
*
|
1998-06-30 |
2002-05-08 |
마찌다 가쯔히꼬 |
반도체장치 및 그의 제조방법
|
US6368960B1
(en)
|
1998-07-10 |
2002-04-09 |
Sharp Laboratories Of America, Inc. |
Double sidewall raised silicided source/drain CMOS transistor
|
US6319782B1
(en)
*
|
1998-09-10 |
2001-11-20 |
Matsushita Electric Industrial Co., Ltd. |
Semiconductor device and method of fabricating the same
|
US6265256B1
(en)
*
|
1998-09-17 |
2001-07-24 |
Advanced Micro Devices, Inc. |
MOS transistor with minimal overlap between gate and source/drain extensions
|
JP2000156502A
(ja)
*
|
1998-09-21 |
2000-06-06 |
Texas Instr Inc <Ti> |
集積回路及び方法
|
US6309936B1
(en)
*
|
1998-09-30 |
2001-10-30 |
Advanced Micro Devices, Inc. |
Integrated formation of LDD and non-LDD semiconductor devices
|
US6180468B1
(en)
*
|
1998-10-23 |
2001-01-30 |
Advanced Micro Devices Inc. |
Very low thermal budget channel implant process for semiconductors
|
JP3616514B2
(ja)
|
1998-11-17 |
2005-02-02 |
株式会社東芝 |
半導体集積回路及びその製造方法
|
US6162694A
(en)
*
|
1998-11-25 |
2000-12-19 |
Advanced Micro Devices, Inc. |
Method of forming a metal gate electrode using replaced polysilicon structure
|
US6638829B1
(en)
*
|
1998-11-25 |
2003-10-28 |
Advanced Micro Devices, Inc. |
Semiconductor structure having a metal gate electrode and elevated salicided source/drain regions and a method for manufacture
|
US6124188A
(en)
*
|
1998-12-01 |
2000-09-26 |
Advanced Micro Devices, Inc. |
Semiconductor device and fabrication method using a germanium sacrificial gate electrode plug
|
US6124627A
(en)
*
|
1998-12-03 |
2000-09-26 |
Texas Instruments Incorporated |
Lateral MOSFET having a barrier between the source/drain region and the channel region using a heterostructure raised source/drain region
|
US6159835A
(en)
*
|
1998-12-18 |
2000-12-12 |
Texas Instruments Incorporated |
Encapsulated low resistance gate structure and method for forming same
|
US6211048B1
(en)
*
|
1998-12-21 |
2001-04-03 |
United Microelectronics Corp. |
Method of reducing salicide lateral growth
|
US6307230B1
(en)
*
|
1999-01-05 |
2001-10-23 |
Texas Instruments Incorporated |
Transistor having an improved sidewall gate structure and method of construction
|
US6303962B1
(en)
|
1999-01-06 |
2001-10-16 |
Advanced Micro Devices, Inc. |
Dielectrically-isolated transistor with low-resistance metal source and drain formed using sacrificial source and drain structures
|
US6362063B1
(en)
|
1999-01-06 |
2002-03-26 |
Advanced Micro Devices, Inc. |
Formation of low thermal budget shallow abrupt junctions for semiconductor devices
|
US6051470A
(en)
*
|
1999-01-15 |
2000-04-18 |
Advanced Micro Devices, Inc. |
Dual-gate MOSFET with channel potential engineering
|
US6235568B1
(en)
*
|
1999-01-22 |
2001-05-22 |
Intel Corporation |
Semiconductor device having deposited silicon regions and a method of fabrication
|
US5998273A
(en)
*
|
1999-01-25 |
1999-12-07 |
International Business Machines Corporation |
Fabrication of semiconductor device having shallow junctions
|
US6025242A
(en)
*
|
1999-01-25 |
2000-02-15 |
International Business Machines Corporation |
Fabrication of semiconductor device having shallow junctions including an insulating spacer by thermal oxidation creating taper-shaped isolation
|
US6022771A
(en)
*
|
1999-01-25 |
2000-02-08 |
International Business Machines Corporation |
Fabrication of semiconductor device having shallow junctions and sidewall spacers creating taper-shaped isolation where the source and drain regions meet the gate regions
|
US5998248A
(en)
*
|
1999-01-25 |
1999-12-07 |
International Business Machines Corporation |
Fabrication of semiconductor device having shallow junctions with tapered spacer in isolation region
|
US6180987B1
(en)
|
1999-02-11 |
2001-01-30 |
Advanced Micro Devices, Inc. |
Integrated circuit transistor with low-resistivity source/drain structures at least partially recessed within a dielectric base layer
|
US6436776B2
(en)
|
1999-03-16 |
2002-08-20 |
Kabushiki Kaisha Toshiba |
Process for fabricating a aligned LDD transistor
|
US6211044B1
(en)
*
|
1999-04-12 |
2001-04-03 |
Advanced Micro Devices |
Process for fabricating a semiconductor device component using a selective silicidation reaction
|
US6309937B1
(en)
|
1999-05-03 |
2001-10-30 |
Vlsi Technology, Inc. |
Method of making shallow junction semiconductor devices
|
JP2001024194A
(ja)
*
|
1999-05-06 |
2001-01-26 |
Toshiba Corp |
半導体装置の製造方法及び半導体装置
|
KR100332108B1
(ko)
*
|
1999-06-29 |
2002-04-10 |
박종섭 |
반도체 소자의 트랜지스터 및 그 제조 방법
|
KR100332106B1
(ko)
*
|
1999-06-29 |
2002-04-10 |
박종섭 |
반도체 소자의 트랜지스터 제조 방법
|
JP2001036080A
(ja)
*
|
1999-07-26 |
2001-02-09 |
Mitsubishi Electric Corp |
半導体装置及びその製造方法
|
US6198144B1
(en)
*
|
1999-08-18 |
2001-03-06 |
Micron Technology, Inc. |
Passivation of sidewalls of a word line stack
|
US6482724B1
(en)
*
|
1999-09-07 |
2002-11-19 |
Texas Instruments Incorporated |
Integrated circuit asymmetric transistors
|
FR2801421B1
(fr)
*
|
1999-11-18 |
2003-10-24 |
St Microelectronics Sa |
Transistor mos a drain etendu
|
KR20010061029A
(ko)
*
|
1999-12-28 |
2001-07-07 |
박종섭 |
엘리베이티드 소오스/드레인 구조의 모스 트랜지스터형성방법
|
KR100387721B1
(ko)
*
|
1999-12-31 |
2003-06-18 |
주식회사 하이닉스반도체 |
반도체소자의 제조방법
|
US6225646B1
(en)
|
2000-01-14 |
2001-05-01 |
Advanced Micro Devices, Inc. |
Integrated circuit incorporating a memory cell and a transistor elevated above an insulating base
|
US6515350B1
(en)
*
|
2000-02-22 |
2003-02-04 |
Micron Technology, Inc. |
Protective conformal silicon nitride films and spacers
|
TW461047B
(en)
*
|
2000-03-09 |
2001-10-21 |
Winbond Electronics Corp |
Manufacturing method of embedded DRAM
|
US6300201B1
(en)
*
|
2000-03-13 |
2001-10-09 |
Chartered Semiconductor Manufacturing Ltd. |
Method to form a high K dielectric gate insulator layer, a metal gate structure, and self-aligned channel regions, post source/drain formation
|
JP2002057330A
(ja)
*
|
2000-08-10 |
2002-02-22 |
Sanyo Electric Co Ltd |
絶縁ゲート型半導体装置及びその製造方法
|
US6406126B1
(en)
|
2000-08-24 |
2002-06-18 |
Eastman Kodak Company |
Multiple head inkjet printer for producing adjacent images
|
JP2002093743A
(ja)
*
|
2000-09-11 |
2002-03-29 |
Oki Electric Ind Co Ltd |
半導体装置の製造方法
|
US6225177B1
(en)
*
|
2000-09-18 |
2001-05-01 |
Vanguard Int'l Semiconductor Corp. |
Electrode resistance improved MOSFET with source and drain regions reduced in size beyond lithography limit and method for making the same
|
US6440808B1
(en)
*
|
2000-09-28 |
2002-08-27 |
International Business Machines Corporation |
Damascene-gate process for the fabrication of MOSFET devices with minimum poly-gate depletion, silicided source and drain junctions, and low sheet resistance gate-poly
|
FR2815174A1
(fr)
*
|
2000-10-06 |
2002-04-12 |
St Microelectronics Sa |
Transistors mos miniaturises de type ldd
|
JPWO2002033738A1
(ja)
*
|
2000-10-16 |
2004-02-26 |
株式会社ルネサステクノロジ |
半導体装置およびその製造方法
|
US6528362B1
(en)
*
|
2000-10-19 |
2003-03-04 |
Advanced Micro Devices, Inc. |
Metal gate with CVD amorphous silicon layer for CMOS devices and method of making with a replacement gate process
|
US6368950B1
(en)
*
|
2000-12-12 |
2002-04-09 |
Advanced Micro Devices, Inc. |
Silicide gate transistors
|
US6638832B2
(en)
|
2000-12-21 |
2003-10-28 |
Bae Systems Information And Electronic Systems Integration, Inc. |
Elimination of narrow device width effects in complementary metal oxide semiconductor (CMOS) devices
|
KR100422342B1
(ko)
*
|
2000-12-29 |
2004-03-10 |
주식회사 하이닉스반도체 |
반도체 소자의 게이트 제조방법
|
US6495402B1
(en)
*
|
2001-02-06 |
2002-12-17 |
Advanced Micro Devices, Inc. |
Semiconductor-on-insulator (SOI) device having source/drain silicon-germanium regions and method of manufacture
|
US6551885B1
(en)
|
2001-02-09 |
2003-04-22 |
Advanced Micro Devices, Inc. |
Low temperature process for a thin film transistor
|
US6797602B1
(en)
*
|
2001-02-09 |
2004-09-28 |
Advanced Micro Devices, Inc. |
Method of manufacturing a semiconductor device with supersaturated source/drain extensions and metal silicide contacts
|
US6524920B1
(en)
*
|
2001-02-09 |
2003-02-25 |
Advanced Micro Devices, Inc. |
Low temperature process for a transistor with elevated source and drain
|
US6787424B1
(en)
|
2001-02-09 |
2004-09-07 |
Advanced Micro Devices, Inc. |
Fully depleted SOI transistor with elevated source and drain
|
US6756277B1
(en)
|
2001-02-09 |
2004-06-29 |
Advanced Micro Devices, Inc. |
Replacement gate process for transistors having elevated source and drain regions
|
US6458679B1
(en)
*
|
2001-02-12 |
2002-10-01 |
Advanced Micro Devices, Inc. |
Method of making silicide stop layer in a damascene semiconductor structure
|
JP3547419B2
(ja)
*
|
2001-03-13 |
2004-07-28 |
株式会社東芝 |
半導体装置及びその製造方法
|
US6534351B2
(en)
|
2001-03-19 |
2003-03-18 |
International Business Machines Corporation |
Gate-controlled, graded-extension device for deep sub-micron ultra-high-performance devices
|
US7176109B2
(en)
*
|
2001-03-23 |
2007-02-13 |
Micron Technology, Inc. |
Method for forming raised structures by controlled selective epitaxial growth of facet using spacer
|
US6541322B2
(en)
*
|
2001-05-17 |
2003-04-01 |
Macronix International Co. Ltd. |
Method for preventing gate depletion effects of MOS transistor
|
TW546846B
(en)
*
|
2001-05-30 |
2003-08-11 |
Matsushita Electric Ind Co Ltd |
Thin film transistor and method for manufacturing the same
|
SG107563A1
(en)
*
|
2001-07-31 |
2004-12-29 |
Agency Science Tech & Res |
Gate electrodes and the formation thereof
|
FR2829294B1
(fr)
*
|
2001-09-03 |
2004-10-15 |
Commissariat Energie Atomique |
Transistor a effet de champ a grilles auto-alignees horizontales et procede de fabrication d'un tel transistor
|
WO2003025984A2
(en)
|
2001-09-21 |
2003-03-27 |
Amberwave Systems Corporation |
Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
|
KR100406537B1
(ko)
*
|
2001-12-03 |
2003-11-20 |
주식회사 하이닉스반도체 |
반도체장치의 제조 방법
|
US6806123B2
(en)
|
2002-04-26 |
2004-10-19 |
Micron Technology, Inc. |
Methods of forming isolation regions associated with semiconductor constructions
|
US6599831B1
(en)
*
|
2002-04-30 |
2003-07-29 |
Advanced Micro Devices, Inc. |
Metal gate electrode using silicidation and method of formation thereof
|
KR100438788B1
(ko)
*
|
2002-06-12 |
2004-07-05 |
삼성전자주식회사 |
반도체 장치 및 그의 제조방법
|
DE10226914B4
(de)
*
|
2002-06-17 |
2006-03-02 |
Infineon Technologies Ag |
Verfahren zur Herstellung einer Spacerstruktur
|
KR100502673B1
(ko)
*
|
2002-07-05 |
2005-07-22 |
주식회사 하이닉스반도체 |
반도체소자의 티타늄막 형성방법 및 배리어금속막 형성방법
|
DE10230696B4
(de)
*
|
2002-07-08 |
2005-09-22 |
Infineon Technologies Ag |
Verfahren zur Herstellung eines Kurzkanal-Feldeffekttransistors
|
US6812086B2
(en)
|
2002-07-16 |
2004-11-02 |
Intel Corporation |
Method of making a semiconductor transistor
|
KR100475084B1
(ko)
*
|
2002-08-02 |
2005-03-10 |
삼성전자주식회사 |
Dram 반도체 소자 및 그 제조방법
|
US6756619B2
(en)
*
|
2002-08-26 |
2004-06-29 |
Micron Technology, Inc. |
Semiconductor constructions
|
US6800530B2
(en)
*
|
2003-01-14 |
2004-10-05 |
International Business Machines Corporation |
Triple layer hard mask for gate patterning to fabricate scaled CMOS transistors
|
KR100499159B1
(ko)
*
|
2003-02-28 |
2005-07-01 |
삼성전자주식회사 |
리세스 채널을 갖는 반도체장치 및 그 제조방법
|
FR2853452B1
(fr)
*
|
2003-04-01 |
2005-08-19 |
St Microelectronics Sa |
Procede de fabrication d'un dispositif semiconducteur comprenant un dielectrique de grille en materiau a haute permittivite dielectrique
|
KR100621546B1
(ko)
|
2003-05-14 |
2006-09-13 |
삼성전자주식회사 |
엘리베이티드 소오스/드레인 구조의 모스트랜지스터 및 그제조방법
|
KR100487564B1
(ko)
|
2003-07-07 |
2005-05-03 |
삼성전자주식회사 |
높여진 소오스/드레인 영역을 갖는 반도체 소자 및 그제조방법
|
US7199011B2
(en)
*
|
2003-07-16 |
2007-04-03 |
Texas Instruments Incorporated |
Method to reduce transistor gate to source/drain overlap capacitance by incorporation of carbon
|
KR100485164B1
(ko)
*
|
2003-08-12 |
2005-04-22 |
동부아남반도체 주식회사 |
반도체 소자 및 그 제조 방법
|
US6933577B2
(en)
*
|
2003-10-24 |
2005-08-23 |
International Business Machines Corporation |
High performance FET with laterally thin extension
|
US20050090082A1
(en)
*
|
2003-10-28 |
2005-04-28 |
Texas Instruments Incorporated |
Method and system for improving performance of MOSFETs
|
US7229885B2
(en)
*
|
2004-01-06 |
2007-06-12 |
International Business Machines Corporation |
Formation of a disposable spacer to post dope a gate conductor
|
US7312125B1
(en)
|
2004-02-05 |
2007-12-25 |
Advanced Micro Devices, Inc. |
Fully depleted strained semiconductor on insulator transistor and method of making the same
|
JP4676156B2
(ja)
*
|
2004-03-31 |
2011-04-27 |
ルネサスエレクトロニクス株式会社 |
半導体装置の製造方法
|
JP4434832B2
(ja)
*
|
2004-05-20 |
2010-03-17 |
Okiセミコンダクタ株式会社 |
半導体装置、及びその製造方法
|
US7183187B2
(en)
*
|
2004-05-20 |
2007-02-27 |
Texas Instruments Incorporated |
Integration scheme for using silicided dual work function metal gates
|
US7413957B2
(en)
*
|
2004-06-24 |
2008-08-19 |
Applied Materials, Inc. |
Methods for forming a transistor
|
US7195983B2
(en)
*
|
2004-08-31 |
2007-03-27 |
Freescale Semiconductor, Inc. |
Programming, erasing, and reading structure for an NVM cell
|
JPWO2006068027A1
(ja)
*
|
2004-12-20 |
2008-06-12 |
富士通株式会社 |
半導体装置およびその製造方法
|
JP5007488B2
(ja)
*
|
2005-01-06 |
2012-08-22 |
ソニー株式会社 |
絶縁ゲート電界効果トランジスタの製造方法
|
JP4945900B2
(ja)
*
|
2005-01-06 |
2012-06-06 |
ソニー株式会社 |
絶縁ゲート電界効果トランジスタおよびその製造方法
|
KR100958607B1
(ko)
*
|
2005-07-07 |
2010-05-18 |
후지쯔 마이크로일렉트로닉스 가부시키가이샤 |
반도체 장치 및 그 제조 방법
|
JP2007049092A
(ja)
*
|
2005-08-12 |
2007-02-22 |
Toshiba Corp |
Mos型半導体装置
|
CN1941296A
(zh)
*
|
2005-09-28 |
2007-04-04 |
中芯国际集成电路制造(上海)有限公司 |
应变硅cmos晶体管的原位掺杂硅锗与碳化硅源漏极区
|
CN100442476C
(zh)
*
|
2005-09-29 |
2008-12-10 |
中芯国际集成电路制造(上海)有限公司 |
用于cmos技术的应变感应迁移率增强纳米器件及工艺
|
US20070120199A1
(en)
*
|
2005-11-30 |
2007-05-31 |
Advanced Micro Devices, Inc. |
Low resistivity compound refractory metal silicides with high temperature stability
|
JP4794377B2
(ja)
*
|
2006-07-06 |
2011-10-19 |
Okiセミコンダクタ株式会社 |
半導体装置の製造方法
|
US7544595B2
(en)
*
|
2007-01-04 |
2009-06-09 |
Freescale Semiconductor, Inc. |
Forming a semiconductor device having a metal electrode and structure thereof
|
CN101364545B
(zh)
|
2007-08-10 |
2010-12-22 |
中芯国际集成电路制造(上海)有限公司 |
应变硅晶体管的锗硅和多晶硅栅极结构
|
CN102024761A
(zh)
*
|
2009-09-18 |
2011-04-20 |
中芯国际集成电路制造(上海)有限公司 |
用于形成半导体集成电路器件的方法
|
DE102009047311B4
(de)
|
2009-11-30 |
2016-06-02 |
Globalfoundries Dresden Module One Limited Liability Company & Co. Kg |
Verfahren zur Herstellung von Gatestrukturen mit verbesserten Grenzflächeneigenschaften zwischen einer Kanalhalbleiterlegierung und einem Gatedielektrikum mittels eines Oxidationsprozesses
|
US8501569B2
(en)
*
|
2011-06-10 |
2013-08-06 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Semiconductor device having gradient doping profile
|
US8704229B2
(en)
*
|
2011-07-26 |
2014-04-22 |
Globalfoundries Inc. |
Partial poly amorphization for channeling prevention
|
US20130149830A1
(en)
*
|
2011-12-07 |
2013-06-13 |
Samsung Electronics Co., Ltd. |
Methods of forming field effect transistors having silicon-germanium source/drain regions therein
|
CN103177966B
(zh)
*
|
2011-12-22 |
2017-09-22 |
中芯国际集成电路制造(上海)有限公司 |
晶体管及其制作方法
|
US20130270560A1
(en)
*
|
2012-04-17 |
2013-10-17 |
International Business Machines Corporation |
Method for forming semiconductor device with epitaxy source and drain regions independent of patterning and loading
|
CN104137238B
(zh)
*
|
2012-05-18 |
2017-08-18 |
瑞萨电子株式会社 |
半导体器件及其制造方法
|
US20150179749A1
(en)
*
|
2013-12-19 |
2015-06-25 |
Silicon Storage Technology, Inc |
Non-volatile Memory Cell With Self Aligned Floating And Erase Gates, And Method Of Making Same
|
KR102157839B1
(ko)
*
|
2014-01-21 |
2020-09-18 |
삼성전자주식회사 |
핀-전계효과 트랜지스터의 소오스/드레인 영역들을 선택적으로 성장시키는 방법
|
US9337316B2
(en)
|
2014-05-05 |
2016-05-10 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method for FinFET device
|
US9553172B2
(en)
|
2015-02-11 |
2017-01-24 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method and structure for FinFET devices
|