DE69205682D1 - Differentielle verriegelungsumkehrschaltung und direktzugriffspeicher unter verwendung derselben vorrichtung. - Google Patents

Differentielle verriegelungsumkehrschaltung und direktzugriffspeicher unter verwendung derselben vorrichtung.

Info

Publication number
DE69205682D1
DE69205682D1 DE69205682T DE69205682T DE69205682D1 DE 69205682 D1 DE69205682 D1 DE 69205682D1 DE 69205682 T DE69205682 T DE 69205682T DE 69205682 T DE69205682 T DE 69205682T DE 69205682 D1 DE69205682 D1 DE 69205682D1
Authority
DE
Germany
Prior art keywords
bit lines
pair
high speed
differential
access memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69205682T
Other languages
English (en)
Other versions
DE69205682T2 (de
Inventor
Albert Vinal
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HSM PORTFOLIO LLC, CUPERTINO, CALIF., US
Original Assignee
Thunderbird Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/708,459 external-priority patent/US5304874A/en
Application filed by Thunderbird Technologies Inc filed Critical Thunderbird Technologies Inc
Application granted granted Critical
Publication of DE69205682D1 publication Critical patent/DE69205682D1/de
Publication of DE69205682T2 publication Critical patent/DE69205682T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065—Differential amplifiers of latching type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
DE69205682T 1991-05-31 1992-05-28 Differentielle verriegelungsumkehrschaltung und direktzugriffspeicher unter verwendung derselben vorrichtung. Expired - Lifetime DE69205682T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/708,459 US5304874A (en) 1991-05-31 1991-05-31 Differential latching inverter and random access memory using same
US07/742,649 US5305269A (en) 1991-05-31 1991-08-07 Differential latching inverter and random access memory using same
PCT/US1992/004630 WO1992022067A1 (en) 1991-05-31 1992-05-28 Differential latching inverter and random access memory using same

Publications (2)

Publication Number Publication Date
DE69205682D1 true DE69205682D1 (de) 1995-11-30
DE69205682T2 DE69205682T2 (de) 1996-06-13

Family

ID=27108081

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69205682T Expired - Lifetime DE69205682T2 (de) 1991-05-31 1992-05-28 Differentielle verriegelungsumkehrschaltung und direktzugriffspeicher unter verwendung derselben vorrichtung.

Country Status (9)

Country Link
US (1) US5305269A (de)
EP (1) EP0587753B1 (de)
JP (1) JPH06508233A (de)
KR (1) KR100264139B1 (de)
AT (1) ATE129592T1 (de)
AU (1) AU2171692A (de)
CA (1) CA2109835C (de)
DE (1) DE69205682T2 (de)
WO (1) WO1992022067A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5304874A (en) * 1991-05-31 1994-04-19 Thunderbird Technologies, Inc. Differential latching inverter and random access memory using same
JPH08274612A (ja) * 1995-03-31 1996-10-18 Nec Corp 半導体装置
US5910138A (en) * 1996-05-13 1999-06-08 B. Braun Medical, Inc. Flexible medical container with selectively enlargeable compartments and method for making same
US6034886A (en) * 1998-08-31 2000-03-07 Stmicroelectronics, Inc. Shadow memory for a SRAM and method
JP3813400B2 (ja) * 1999-11-29 2006-08-23 富士通株式会社 半導体記憶装置
KR100492801B1 (ko) * 2002-11-14 2005-06-07 주식회사 하이닉스반도체 리셋신호 발생회로 및 이를 이용한 불휘발성 강유전체메모리 장치
JP7282699B2 (ja) * 2020-01-21 2023-05-29 キオクシア株式会社 半導体記憶装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4354257A (en) * 1980-05-23 1982-10-12 Fairchild Camera And Instrument Corporation Sense amplifier for CCD memory
JPS59178685A (ja) * 1983-03-30 1984-10-09 Toshiba Corp 半導体記憶回路
KR930007280B1 (ko) * 1983-09-07 1993-08-04 가부시기가이샤 히다찌세이사꾸쇼 전하 전송형 전압증폭기를 갖는 반도체 메모리
EP0170285B1 (de) * 1984-08-03 1991-04-03 Kabushiki Kaisha Toshiba Halbleiterspeicheranordnung
JPS61107594A (ja) * 1984-10-31 1986-05-26 Toshiba Corp センス増幅回路
JPS61239493A (ja) * 1985-04-05 1986-10-24 Fujitsu Ltd 半導体記憶装置
JPS6247897A (ja) * 1985-08-28 1987-03-02 Sony Corp 読み出し増幅器
JP2615011B2 (ja) * 1986-06-13 1997-05-28 株式会社日立製作所 半導体記憶回路
JPS63304491A (ja) * 1987-06-04 1988-12-12 Mitsubishi Electric Corp 半導体メモリ
US4816706A (en) * 1987-09-10 1989-03-28 International Business Machines Corporation Sense amplifier with improved bitline precharging for dynamic random access memory
US4845381A (en) * 1987-10-01 1989-07-04 Vlsi Technology, Inc. Voltage level shifting circuit
US4843264A (en) * 1987-11-25 1989-06-27 Visic, Inc. Dynamic sense amplifier for CMOS static RAM
KR0141494B1 (ko) * 1988-01-28 1998-07-15 미다 가쓰시게 레벨시프트회로를 사용한 고속센스 방식의 반도체장치
US4899317A (en) * 1988-02-01 1990-02-06 Motorola, Inc. Bit line precharge in a bimos ram
US4831287A (en) * 1988-04-11 1989-05-16 Motorola, Inc. Latching sense amplifier
JPH02101693A (ja) 1988-10-07 1990-04-13 Texas Instr Japan Ltd 入力回路
JPH03242650A (ja) 1990-02-20 1991-10-29 Fuji Photo Film Co Ltd ポジ型フオトレジスト組成物
US5247212A (en) 1991-01-31 1993-09-21 Thunderbird Technologies, Inc. Complementary logic input parallel (clip) logic circuit family
US5547212A (en) 1995-08-22 1996-08-20 Morton International, Inc. Passenger side airbag inflator with flanged mounting adapter

Also Published As

Publication number Publication date
EP0587753B1 (de) 1995-10-25
JPH06508233A (ja) 1994-09-14
AU2171692A (en) 1993-01-08
WO1992022067A1 (en) 1992-12-10
DE69205682T2 (de) 1996-06-13
CA2109835A1 (en) 1992-12-10
ATE129592T1 (de) 1995-11-15
EP0587753A1 (de) 1994-03-23
US5305269A (en) 1994-04-19
KR100264139B1 (ko) 2000-08-16
CA2109835C (en) 1998-12-22

Similar Documents

Publication Publication Date Title
US5497115A (en) Flip-flop circuit having low standby power for driving synchronous dynamic random access memory
US4573147A (en) Semiconductor memory device
US6310501B1 (en) Latch circuit for latching data at an edge of a clock signal
US5402388A (en) Variable latency scheme for synchronous memory
JPH09306178A (ja) 半導体メモリ装置のデータ出力バッファ制御回路
EP0310496B1 (de) Synchrone Halbleiterspeichervorrichtung
EP0532373B1 (de) Ausgangs-Schaltkreis
US5901110A (en) Synchronous memory with dual sensing output path each of which is connected to latch circuit
DE69205682D1 (de) Differentielle verriegelungsumkehrschaltung und direktzugriffspeicher unter verwendung derselben vorrichtung.
EP0660329B1 (de) Ausgangpuffer mit variabler Latenz und Synchronisiereinrichtung für synchronen Speicher
US6486713B2 (en) Differential input buffer with auxiliary bias pulser circuit
KR100572845B1 (ko) 반도체 집적 회로
JP4389238B2 (ja) パイプレジスタ
US5424983A (en) Output buffer and synchronizer
KR20010004957A (ko) 동기식 디램의 데이터 스트로브 버퍼
KR910008731A (ko) 고속 스태틱 램
US5646905A (en) Self-clocking sense amplifier optimized for input signals close to VDD
US5579271A (en) Automatic test circuit for a semiconductor memory device capable of generating internal ras and cas signals, and row and column address signals
KR850008238A (ko) 반도체 기억장치
US5689454A (en) Circuitry and methodology for pulse capture
KR100373348B1 (ko) 디디알에스디램의 데이터 입력 장치
US5963501A (en) Dynamic clock signal generating circuit for use in synchronous dynamic random access memory devices
DE3878784D1 (de) Halbleiterspeicher mit einer signalwechsel-erkennungsschaltung.
KR960003532B1 (ko) 반도체 메모리 장치의 어드레스 변환 감지 회로
KR100275112B1 (ko) 고속감지증폭기

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: HSM PORTFOLIO LLC, CUPERTINO, CALIF., US

R071 Expiry of right

Ref document number: 587753

Country of ref document: EP