DE69229302D1 - Datenverarbeitungsanordnung, besonders an FORTH-artige Programmiersprachen angepasst - Google Patents
Datenverarbeitungsanordnung, besonders an FORTH-artige Programmiersprachen angepasstInfo
- Publication number
- DE69229302D1 DE69229302D1 DE69229302T DE69229302T DE69229302D1 DE 69229302 D1 DE69229302 D1 DE 69229302D1 DE 69229302 T DE69229302 T DE 69229302T DE 69229302 T DE69229302 T DE 69229302T DE 69229302 D1 DE69229302 D1 DE 69229302D1
- Authority
- DE
- Germany
- Prior art keywords
- forth
- data processing
- programming languages
- processing arrangement
- especially adapted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/3017—Runtime instruction translation, e.g. macros
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9108062A FR2678401A1 (fr) | 1991-06-28 | 1991-06-28 | Dispositif de traitement de l'information plus particulierement adapte a un langage chaine, du type forth notamment. |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69229302D1 true DE69229302D1 (de) | 1999-07-08 |
DE69229302T2 DE69229302T2 (de) | 1999-12-02 |
Family
ID=9414459
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69229302T Expired - Fee Related DE69229302T2 (de) | 1991-06-28 | 1992-06-25 | Datenverarbeitungsanordnung, besonders an FORTH-artige Programmiersprachen angepasst |
Country Status (5)
Country | Link |
---|---|
US (1) | US5479621A (de) |
EP (1) | EP0520579B1 (de) |
JP (1) | JP3233686B2 (de) |
DE (1) | DE69229302T2 (de) |
FR (1) | FR2678401A1 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5867681A (en) * | 1996-05-23 | 1999-02-02 | Lsi Logic Corporation | Microprocessor having register dependent immediate decompression |
US5794010A (en) * | 1996-06-10 | 1998-08-11 | Lsi Logic Corporation | Method and apparatus for allowing execution of both compressed instructions and decompressed instructions in a microprocessor |
US5905893A (en) * | 1996-06-10 | 1999-05-18 | Lsi Logic Corporation | Microprocessor adapted for executing both a non-compressed fixed length instruction set and a compressed variable length instruction set |
US5896519A (en) * | 1996-06-10 | 1999-04-20 | Lsi Logic Corporation | Apparatus for detecting instructions from a variable-length compressed instruction set having extended and non-extended instructions |
JP2000507019A (ja) * | 1996-12-13 | 2000-06-06 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 直列式に動作する2台のプログラムドロジックコントローラを有する冗長データ処理システム |
EP0992881A1 (de) * | 1998-10-06 | 2000-04-12 | Texas Instruments Inc. | Ein aufgeteilter Stapel |
GB9822191D0 (en) * | 1998-10-13 | 1998-12-02 | Kubiczek Maciej | High performance low cost microprocessor |
US6633969B1 (en) | 2000-08-11 | 2003-10-14 | Lsi Logic Corporation | Instruction translation system and method achieving single-cycle translation of variable-length MIPS16 instructions |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3958222A (en) * | 1974-06-27 | 1976-05-18 | Ibm Corporation | Reconfigurable decoding scheme for memory address signals that uses an associative memory table |
US4070703A (en) * | 1976-09-27 | 1978-01-24 | Honeywell Information Systems Inc. | Control store organization in a microprogrammed data processing system |
US4462073A (en) * | 1978-11-08 | 1984-07-24 | Data General Corporation | Apparatus for fetching and decoding instructions |
US4415969A (en) * | 1980-02-07 | 1983-11-15 | Intel Corporation | Macroinstruction translator unit for use in a microprocessor |
US4514800A (en) * | 1981-05-22 | 1985-04-30 | Data General Corporation | Digital computer system including apparatus for resolving names representing data items and capable of executing instructions belonging to general instruction sets |
US4499604A (en) * | 1981-05-22 | 1985-02-12 | Data General Corporation | Digital data processing system for executing instructions containing operation codes belonging to a plurality of operation code sets and names corresponding to name table entries |
JPH0731603B2 (ja) * | 1984-11-21 | 1995-04-10 | ノビツクス | Forth特定言語マイクロプロセサ |
US4794522A (en) * | 1985-09-30 | 1988-12-27 | International Business Machines Corporation | Method for detecting modified object code in an emulator |
US4972317A (en) * | 1986-10-06 | 1990-11-20 | International Business Machines Corp. | Microprocessor implemented data processing system capable of emulating execution of special instructions not within the established microprocessor instruction set by switching access from a main store portion of a memory |
US4841476A (en) * | 1986-10-06 | 1989-06-20 | International Business Machines Corporation | Extended floating point operations supporting emulation of source instruction execution |
US5210832A (en) * | 1986-10-14 | 1993-05-11 | Amdahl Corporation | Multiple domain emulation system with separate domain facilities which tests for emulated instruction exceptions before completion of operand fetch cycle |
US4785392A (en) * | 1986-10-14 | 1988-11-15 | Amdahl Corporation | Addressing multiple storage spaces |
US4992934A (en) * | 1986-12-15 | 1991-02-12 | United Technologies Corporation | Reduced instruction set computing apparatus and methods |
FR2645986B1 (fr) * | 1989-04-13 | 1994-06-17 | Bull Sa | Procede pour accelerer les acces memoire d'un systeme informatique et systeme pour la mise en oeuvre du procede |
-
1991
- 1991-06-28 FR FR9108062A patent/FR2678401A1/fr active Pending
-
1992
- 1992-06-25 EP EP92201877A patent/EP0520579B1/de not_active Expired - Lifetime
- 1992-06-25 DE DE69229302T patent/DE69229302T2/de not_active Expired - Fee Related
- 1992-06-26 JP JP16964992A patent/JP3233686B2/ja not_active Expired - Fee Related
-
1994
- 1994-08-04 US US08/286,102 patent/US5479621A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH05189240A (ja) | 1993-07-30 |
DE69229302T2 (de) | 1999-12-02 |
US5479621A (en) | 1995-12-26 |
JP3233686B2 (ja) | 2001-11-26 |
EP0520579B1 (de) | 1999-06-02 |
EP0520579A3 (de) | 1994-02-16 |
FR2678401A1 (fr) | 1992-12-31 |
EP0520579A2 (de) | 1992-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69022210D1 (de) | Datenverarbeitungssystem. | |
DE69300041T2 (de) | Mehrfachprozessor-Datenverarbeitungssystem. | |
DE3671557D1 (de) | Datenverarbeitungsanlage. | |
DE3688022D1 (de) | Datenverarbeitungsanlage. | |
FI920093A (fi) | Demodulationsfoerfarande foer binaera data. | |
DE69225195D1 (de) | Datengesteuertes Verarbeitungssystem | |
FI865218A (fi) | Databehandlingssystem. | |
DE3688824D1 (de) | Datenverarbeitungssystem. | |
DE3689595D1 (de) | Datenverarbeitungssystem. | |
DE3674307D1 (de) | Datenverarbeitungsanlage. | |
IT8522640A0 (it) | Dispositivo di elaborazione di dati. | |
DE3585557D1 (de) | Textverarbeitungssystem. | |
DE68924400D1 (de) | Fliessbanddatenverarbeitungsvorrichtung. | |
DE3688232D1 (de) | Datenverarbeitungssystem. | |
DE3650171D1 (de) | Datenverarbeitungsanordnung. | |
DE3680349D1 (de) | Datenverarbeitungssystem. | |
DE69229302T2 (de) | Datenverarbeitungsanordnung, besonders an FORTH-artige Programmiersprachen angepasst | |
DE69228293T2 (de) | Paralleles Datenverarbeitungssteuerungssystem | |
DE3682307D1 (de) | Mikroprogrammgesteuerte datenverarbeitungsanlage. | |
DE59106768D1 (de) | Linearer Datenbus. | |
DE3583903D1 (de) | Datenverarbeitungssystem. | |
DE3485025D1 (de) | Datenverarbeitungssystem. | |
DE68925003D1 (de) | Belegdatenverarbeitungssystem. | |
DE69014172D1 (de) | Datenverarbeitungssystem. | |
DE69229073T2 (de) | Datenverarbeitungssystem |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: NXP B.V., EINDHOVEN, NL |
|
8339 | Ceased/non-payment of the annual fee |