DE69231356D1 - Nichtflüchtige Speicherzelle und Anordnungsarchitektur - Google Patents

Nichtflüchtige Speicherzelle und Anordnungsarchitektur

Info

Publication number
DE69231356D1
DE69231356D1 DE69231356T DE69231356T DE69231356D1 DE 69231356 D1 DE69231356 D1 DE 69231356D1 DE 69231356 T DE69231356 T DE 69231356T DE 69231356 T DE69231356 T DE 69231356T DE 69231356 D1 DE69231356 D1 DE 69231356D1
Authority
DE
Germany
Prior art keywords
memory cell
volatile memory
device architecture
architecture
volatile
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69231356T
Other languages
English (en)
Other versions
DE69231356T2 (de
Inventor
Tom Dang-Hsing Yui
Fuchia Shone
Tien-Ler Lin
Ling Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Macronix International Co Ltd
Original Assignee
Macronix International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix International Co Ltd filed Critical Macronix International Co Ltd
Publication of DE69231356D1 publication Critical patent/DE69231356D1/de
Application granted granted Critical
Publication of DE69231356T2 publication Critical patent/DE69231356T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0491—Virtual ground arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
DE69231356T 1992-01-22 1992-01-30 Nichtflüchtige Speicherzelle und Anordnungsarchitektur Expired - Lifetime DE69231356T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US82388292A 1992-01-22 1992-01-22

Publications (2)

Publication Number Publication Date
DE69231356D1 true DE69231356D1 (de) 2000-09-21
DE69231356T2 DE69231356T2 (de) 2000-12-28

Family

ID=25240000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69231356T Expired - Lifetime DE69231356T2 (de) 1992-01-22 1992-01-30 Nichtflüchtige Speicherzelle und Anordnungsarchitektur

Country Status (3)

Country Link
US (4) US5453391A (de)
EP (2) EP1032034A1 (de)
DE (1) DE69231356T2 (de)

Families Citing this family (141)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0740854B1 (de) * 1991-08-29 2003-04-23 Hyundai Electronics Industries Co., Ltd. Selbstjustierende flash-eeprom-zelle mit doppelbit-geteiltem gat
US5526307A (en) * 1992-01-22 1996-06-11 Macronix International Co., Ltd. Flash EPROM integrated circuit architecture
US5618742A (en) * 1992-01-22 1997-04-08 Macronix Internatioal, Ltd. Method of making flash EPROM with conductive sidewall spacer contacting floating gate
US5315541A (en) * 1992-07-24 1994-05-24 Sundisk Corporation Segmented column memory array
JP3522788B2 (ja) * 1992-10-29 2004-04-26 株式会社ルネサステクノロジ 半導体集積回路装置
US5399928A (en) * 1993-05-28 1995-03-21 Macronix International Co., Ltd. Negative voltage generator for flash EPROM design
US6780740B1 (en) * 1993-07-27 2004-08-24 Micron Technology, Inc. Method for fabricating a floating gate semiconductor device
US6281103B1 (en) * 1993-07-27 2001-08-28 Micron Technology, Inc. Method for fabricating gate semiconductor
US5563823A (en) * 1993-08-31 1996-10-08 Macronix International Co., Ltd. Fast FLASH EPROM programming and pre-programming circuit design
JPH07221210A (ja) * 1993-12-10 1995-08-18 Advanced Micro Devices Inc 不揮発性メモリを製造するための方法および不揮発性メモリアレイ
JP3474614B2 (ja) * 1993-12-14 2003-12-08 マクロニクス インターナショナル カンパニイ リミテッド 不揮発性半導体メモリ装置及びその動作方法
WO1995030226A1 (en) * 1994-04-29 1995-11-09 Atmel Corporation High-speed, non-volatile electrically programmable and erasable cell and method
KR0126789B1 (ko) * 1994-06-08 1998-04-02 김광호 매몰형 트랜지스터 제조방법
KR0136531B1 (ko) * 1994-07-08 1998-09-15 문정환 반도체장치의 제조방법
JP3584494B2 (ja) * 1994-07-25 2004-11-04 ソニー株式会社 半導体不揮発性記憶装置
JPH0870054A (ja) * 1994-08-30 1996-03-12 Mitsubishi Electric Corp 半導体装置およびその製造方法
EP1403878B1 (de) * 1994-09-13 2007-07-25 Macronix International Co., Ltd. FLASH EPROM integrierte Schaltungsarchitektur
JP3260761B2 (ja) * 1994-09-13 2002-02-25 マクロニクス インターナショナル カンパニイ リミテッド フラッシュ・イーピーロム集積回路構造
EP0728367B1 (de) * 1994-09-13 2003-05-07 Macronix International Co., Ltd. Flash-eprom-transistoren-matrix und verfahren zur herstellung
JP4070249B2 (ja) * 1994-11-22 2008-04-02 株式会社ルネサステクノロジ 半導体集積回路装置の製造方法
US5801076A (en) * 1995-02-21 1998-09-01 Advanced Micro Devices, Inc. Method of making non-volatile memory device having a floating gate with enhanced charge retention
DE69514502T2 (de) * 1995-05-05 2000-08-03 St Microelectronics Srl Nichtflüchtige Speicheranordnung mit Sektoren, deren Grösse und Anzahl bestimmbar sind
EP0741415A1 (de) * 1995-05-05 1996-11-06 STMicroelectronics S.r.l. Flash-EEPROM-Speicher mit kontaktlosen Speicherzellen
EP0745995B1 (de) * 1995-05-05 2001-04-11 STMicroelectronics S.r.l. Anordnung von nichtflüchtigen EEPROM,insbesondere Flash-EEPROM
US5648669A (en) * 1995-05-26 1997-07-15 Cypress Semiconductor High speed flash memory cell structure and method
JP3807744B2 (ja) * 1995-06-07 2006-08-09 マクロニクス インターナショナル カンパニイ リミテッド 可変プログラムパルス高及びパルス幅によるページモードフラッシュメモリ用自動プログラミングアルゴリズム
JPH0936257A (ja) * 1995-07-14 1997-02-07 Matsushita Electron Corp 半導体記憶装置およびその製造方法
US5699298A (en) * 1996-05-22 1997-12-16 Macronix International Co., Ltd. Flash memory erase with controlled band-to-band tunneling current
DE69629315T2 (de) * 1996-05-22 2004-04-22 Macronix International Co. Ltd., Hsinchu Flashspeicheranordnung mit löschungsunterbrechungslogik unter verwendung von mehreren prüfpunkten
KR100255512B1 (ko) * 1996-06-29 2000-05-01 김영환 플래쉬 메모리 소자 제조방법
US5900661A (en) * 1996-09-18 1999-05-04 Nippon Steel Corporation EEPROM with bit lines below word lines
US5679591A (en) * 1996-12-16 1997-10-21 Taiwan Semiconductor Manufacturing Company, Ltd Method of making raised-bitline contactless trenched flash memory cell
US5795807A (en) * 1996-12-20 1998-08-18 Advanced Micro Devices Semiconductor device having a group of high performance transistors and method of manufacture thereof
EP0851426A3 (de) 1996-12-27 1999-11-24 STMicroelectronics S.r.l. Speicherblock zur Realisierung von Halbleiterspeicheranordnungen und entsprechendes Herstellungsverfahren
US5952696A (en) * 1997-01-30 1999-09-14 Advanced Micro Devices Complementary metal oxide semiconductor device with selective doping
US5999443A (en) * 1997-02-01 1999-12-07 Holtek Semiconductor Inc. Low-voltage triple-well non-volatile semiconductor memory
US5818764A (en) * 1997-02-06 1998-10-06 Macronix International Co., Ltd. Block-level wordline enablement to reduce negative wordline stress
US6008516A (en) * 1997-07-23 1999-12-28 Texas Instruments Incorporated Non-volatile flash layout
IL125604A (en) * 1997-07-30 2004-03-28 Saifun Semiconductors Ltd Non-volatile electrically erasable and programmble semiconductor memory cell utilizing asymmetrical charge
US6768165B1 (en) * 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US5912845A (en) * 1997-09-10 1999-06-15 Macronix International Co., Ltd. Method and circuit for substrate current induced hot e- injection (SCIHE) approach for VT convergence at low VCC voltage
TW365056B (en) * 1997-10-13 1999-07-21 United Microelectronics Corp Flash memory cell structure with split-gate and manufacturing method thereof
US6211547B1 (en) * 1997-11-24 2001-04-03 Winbond Electronics Corporation Semiconductor memory array with buried drain lines and processing methods therefor
US5879991A (en) * 1997-12-04 1999-03-09 Taiwan Semiconductor Manufacturing Company, Ltd. Trench free polysilicon gate definition process for a non-volatile memory device
US6021083A (en) * 1997-12-05 2000-02-01 Macronix International Co., Ltd. Block decoded wordline driver with positive and negative voltage modes
US6430077B1 (en) 1997-12-12 2002-08-06 Saifun Semiconductors Ltd. Method for regulating read voltage level at the drain of a cell in a symmetric array
US6633496B2 (en) 1997-12-12 2003-10-14 Saifun Semiconductors Ltd. Symmetric architecture for memory cells having widely spread metal bit lines
US6633499B1 (en) 1997-12-12 2003-10-14 Saifun Semiconductors Ltd. Method for reducing voltage drops in symmetric array architectures
US6329257B1 (en) * 1997-12-19 2001-12-11 Advanced Micro Devices, Inc. Method for laterally peaked source doping profiles for better erase control in flash memory devices
TW357441B (en) * 1998-01-14 1999-05-01 United Semiconductor Corp Manufacturing method of split gate flash memory
JP3225916B2 (ja) * 1998-03-16 2001-11-05 日本電気株式会社 不揮発性半導体記憶装置とその製造方法
JP4060938B2 (ja) * 1998-05-25 2008-03-12 シャープ株式会社 不揮発性半導体記憶装置
US6459119B1 (en) 1998-06-09 2002-10-01 Macronix International Co., Ltd. Contact array structure for buried type transistor
KR100316709B1 (ko) * 1998-07-13 2001-12-12 윤종용 불휘발성 메모리 장치 제조 방법
US6197644B1 (en) * 1998-11-06 2001-03-06 Advanced Micro Devices, Inc. High density mosfet fabrication method with integrated device scaling
US6259133B1 (en) * 1999-02-11 2001-07-10 Advanced Micro Devices, Inc. Method for forming an integrated circuit memory cell and product thereof
US6177317B1 (en) 1999-04-14 2001-01-23 Macronix International Co., Ltd. Method of making nonvolatile memory devices having reduced resistance diffusion regions
US6496417B1 (en) 1999-06-08 2002-12-17 Macronix International Co., Ltd. Method and integrated circuit for bit line soft programming (BLISP)
US6153463A (en) * 1999-07-09 2000-11-28 Macronix International Co., Ltd. Triple plate capacitor and method for manufacturing
US6242307B1 (en) * 1999-08-23 2001-06-05 United Microelectronics Corp. Method of fabricating flash memory
DE19946884A1 (de) * 1999-09-30 2001-04-12 Micronas Gmbh Eprom-Struktur für Halbleiterspeicher
JP2001168306A (ja) * 1999-12-09 2001-06-22 Toshiba Corp 不揮発性半導体記憶装置及びその製造方法
US6532556B1 (en) 2000-01-27 2003-03-11 Multi Level Memory Technology Data management for multi-bit-per-cell memories
US6662263B1 (en) 2000-03-03 2003-12-09 Multi Level Memory Technology Sectorless flash memory architecture
JP4117998B2 (ja) * 2000-03-30 2008-07-16 シャープ株式会社 不揮発性半導体記憶装置、その読み出し、書き込み方法及び消去方法、その製造方法
US6396741B1 (en) * 2000-05-04 2002-05-28 Saifun Semiconductors Ltd. Programming of nonvolatile memory cells
US6928001B2 (en) * 2000-12-07 2005-08-09 Saifun Semiconductors Ltd. Programming and erasing methods for a non-volatile memory cell
EP1170798B1 (de) * 2000-07-04 2006-09-06 STMicroelectronics S.r.l. Architektur eines Festwertspeicherfelds
KR100347145B1 (ko) * 2000-08-29 2002-08-03 주식회사 하이닉스반도체 플래시 셀 배열에서 세그먼트 트랜지스터와 셀 영역의연결방법
US7103096B2 (en) * 2000-10-12 2006-09-05 3Com Corporation Performance evaluation of multicarrier channels with forward error correction and automatic retransmission request
US7110467B2 (en) * 2000-10-12 2006-09-19 3Com Corporation Performance evaluation of a G.dmt-compliant digital subscriber line system
US6466476B1 (en) 2001-01-18 2002-10-15 Multi Level Memory Technology Data coding for multi-bit-per-cell memories having variable numbers of bits per memory cell
US6614692B2 (en) * 2001-01-18 2003-09-02 Saifun Semiconductors Ltd. EEPROM array and method for operation thereof
US6584017B2 (en) 2001-04-05 2003-06-24 Saifun Semiconductors Ltd. Method for programming a reference cell
US6677805B2 (en) 2001-04-05 2004-01-13 Saifun Semiconductors Ltd. Charge pump stage with body effect minimization
US6570810B2 (en) 2001-04-20 2003-05-27 Multi Level Memory Technology Contactless flash memory with buried diffusion bit/virtual ground lines
US7061801B1 (en) * 2001-04-20 2006-06-13 Samsung Electronics Co., Ltd. Contactless bidirectional nonvolatile memory
US6636440B2 (en) 2001-04-25 2003-10-21 Saifun Semiconductors Ltd. Method for operation of an EEPROM array, including refresh thereof
US6718493B1 (en) 2001-05-17 2004-04-06 3Com Corporation Method and apparatus for selection of ARQ parameters and estimation of improved communications
KR100416599B1 (ko) * 2001-05-31 2004-02-05 삼성전자주식회사 집적도와 독출동작 속도를 향상시키고 전력소모를감소시킬 수 있는 메탈 프로그래머블 롬의 메모리셀 구조
US6480422B1 (en) 2001-06-14 2002-11-12 Multi Level Memory Technology Contactless flash memory with shared buried diffusion bit line architecture
US6643181B2 (en) 2001-10-24 2003-11-04 Saifun Semiconductors Ltd. Method for erasing a memory cell
US7098107B2 (en) * 2001-11-19 2006-08-29 Saifun Semiconductor Ltd. Protective layer in memory device and method therefor
US6795326B2 (en) * 2001-12-12 2004-09-21 Micron Technology, Inc. Flash array implementation with local and global bit lines
US6885585B2 (en) * 2001-12-20 2005-04-26 Saifun Semiconductors Ltd. NROM NOR array
US6700818B2 (en) * 2002-01-31 2004-03-02 Saifun Semiconductors Ltd. Method for operating a memory device
US6975536B2 (en) 2002-01-31 2005-12-13 Saifun Semiconductors Ltd. Mass storage array and methods for operation thereof
US6917544B2 (en) * 2002-07-10 2005-07-12 Saifun Semiconductors Ltd. Multiple use memory chip
US6826107B2 (en) * 2002-08-01 2004-11-30 Saifun Semiconductors Ltd. High voltage insertion in flash memory cards
US6649453B1 (en) * 2002-08-29 2003-11-18 Micron Technology, Inc. Contactless uniform-tunneling separate p-well (CUSP) non-volatile memory array architecture, fabrication and operation
US7136304B2 (en) 2002-10-29 2006-11-14 Saifun Semiconductor Ltd Method, system and circuit for programming a non-volatile memory array
US7178004B2 (en) 2003-01-31 2007-02-13 Yan Polansky Memory array programming circuit and a method for using the circuit
US7002827B1 (en) * 2003-02-10 2006-02-21 Virage Logic Corporation Methods and apparatuses for a ROM memory array having a virtually grounded line
US6995060B2 (en) * 2003-03-19 2006-02-07 Promos Technologies Inc. Fabrication of integrated circuit elements in structures with protruding features
US6962851B2 (en) * 2003-03-19 2005-11-08 Promos Technologies, Inc. Nonvolatile memories and methods of fabrication
US7142464B2 (en) * 2003-04-29 2006-11-28 Saifun Semiconductors Ltd. Apparatus and methods for multi-level sensing in a memory array
US6974739B2 (en) * 2003-05-16 2005-12-13 Promos Technologies Inc. Fabrication of dielectric on a gate surface to insulate the gate from another element of an integrated circuit
US7214585B2 (en) * 2003-05-16 2007-05-08 Promos Technologies Inc. Methods of fabricating integrated circuits with openings that allow electrical contact to conductive features having self-aligned edges
US6951782B2 (en) 2003-07-30 2005-10-04 Promos Technologies, Inc. Nonvolatile memory cell with multiple floating gates formed after the select gate and having upward protrusions
US7052947B2 (en) * 2003-07-30 2006-05-30 Promos Technologies Inc. Fabrication of gate dielectric in nonvolatile memories in which a memory cell has multiple floating gates
US7101757B2 (en) * 2003-07-30 2006-09-05 Promos Technologies, Inc. Nonvolatile memory cells with buried channel transistors
US7169667B2 (en) 2003-07-30 2007-01-30 Promos Technologies Inc. Nonvolatile memory cell with multiple floating gates formed after the select gate
US7060565B2 (en) * 2003-07-30 2006-06-13 Promos Technologies Inc. Fabrication of dielectric for a nonvolatile memory cell having multiple floating gates
US7123532B2 (en) * 2003-09-16 2006-10-17 Saifun Semiconductors Ltd. Operating array cells with matched reference cells
US7149142B1 (en) 2004-05-28 2006-12-12 Virage Logic Corporation Methods and apparatuses for memory array leakage reduction using internal voltage biasing circuitry
US6972230B1 (en) 2004-06-10 2005-12-06 Macronix International Co., Ltd. Method for fabricating a floating gate memory device
US7095655B2 (en) * 2004-08-12 2006-08-22 Saifun Semiconductors Ltd. Dynamic matching of signal path and reference path for sensing
US20060036803A1 (en) * 2004-08-16 2006-02-16 Mori Edan Non-volatile memory device controlled by a micro-controller
US20060068551A1 (en) * 2004-09-27 2006-03-30 Saifun Semiconductors, Ltd. Method for embedding NROM
US7638850B2 (en) * 2004-10-14 2009-12-29 Saifun Semiconductors Ltd. Non-volatile memory structure and method of fabrication
US7399674B2 (en) * 2004-10-22 2008-07-15 Macronix International Co., Ltd. Method of fabricating NAND-type flash EEPROM without field oxide isolation
US20060146624A1 (en) * 2004-12-02 2006-07-06 Saifun Semiconductors, Ltd. Current folding sense amplifier
US7535765B2 (en) 2004-12-09 2009-05-19 Saifun Semiconductors Ltd. Non-volatile memory device and method for reading cells
CN1838323A (zh) * 2005-01-19 2006-09-27 赛芬半导体有限公司 可预防固定模式编程的方法
US8053812B2 (en) 2005-03-17 2011-11-08 Spansion Israel Ltd Contact in planar NROM technology
US20070141788A1 (en) * 2005-05-25 2007-06-21 Ilan Bloom Method for embedding non-volatile memory with logic circuitry
JP2007027760A (ja) * 2005-07-18 2007-02-01 Saifun Semiconductors Ltd 高密度不揮発性メモリアレイ及び製造方法
US7668017B2 (en) 2005-08-17 2010-02-23 Saifun Semiconductors Ltd. Method of erasing non-volatile memory cells
US20070096199A1 (en) * 2005-09-08 2007-05-03 Eli Lusky Method of manufacturing symmetric arrays
US20070087503A1 (en) * 2005-10-17 2007-04-19 Saifun Semiconductors, Ltd. Improving NROM device characteristics using adjusted gate work function
US7339832B2 (en) * 2005-11-21 2008-03-04 Atmel Corporation Array source line (AVSS) controlled high voltage regulation for programming flash or EE array
US20070120180A1 (en) * 2005-11-25 2007-05-31 Boaz Eitan Transition areas for dense memory arrays
US7352627B2 (en) * 2006-01-03 2008-04-01 Saifon Semiconductors Ltd. Method, system, and circuit for operating a non-volatile memory array
US7808818B2 (en) 2006-01-12 2010-10-05 Saifun Semiconductors Ltd. Secondary injection for NROM
US20070173017A1 (en) * 2006-01-20 2007-07-26 Saifun Semiconductors, Ltd. Advanced non-volatile memory array and method of fabrication thereof
US7973366B2 (en) 2006-02-13 2011-07-05 Macronix International Co., Ltd. Dual-gate, sonos, non-volatile memory cells and arrays thereof
US7692961B2 (en) 2006-02-21 2010-04-06 Saifun Semiconductors Ltd. Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection
US8253452B2 (en) * 2006-02-21 2012-08-28 Spansion Israel Ltd Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same
US7760554B2 (en) * 2006-02-21 2010-07-20 Saifun Semiconductors Ltd. NROM non-volatile memory and mode of operation
US20070255889A1 (en) * 2006-03-22 2007-11-01 Yoav Yogev Non-volatile memory device and method of operating the device
US7701779B2 (en) 2006-04-27 2010-04-20 Sajfun Semiconductors Ltd. Method for programming a reference cell
US20080239599A1 (en) * 2007-04-01 2008-10-02 Yehuda Yizraeli Clamping Voltage Events Such As ESD
US7590001B2 (en) 2007-12-18 2009-09-15 Saifun Semiconductors Ltd. Flash memory with optimized write sector spares
US8296705B2 (en) * 2009-08-28 2012-10-23 Taiwan Semiconductor Manufacturing Co., Ltd. Code tiling scheme for deep-submicron ROM compilers
US9070551B2 (en) 2013-06-18 2015-06-30 Qualcomm Incorporated Method and apparatus for a diffusion bridged cell library
US9070766B1 (en) * 2014-01-27 2015-06-30 Macronix International Co., Ltd. Semiconductor device and method of forming the same
US9318208B1 (en) * 2014-12-17 2016-04-19 Yield Microelectronics Corp. Method for operating small-area EEPROM array
US10115807B2 (en) * 2015-11-18 2018-10-30 Globalfoundries Inc. Method, apparatus and system for improved performance using tall fins in finFET devices
US9779796B1 (en) * 2016-09-07 2017-10-03 Micron Technology, Inc. Redundancy array column decoder for memory
US11362185B2 (en) * 2020-01-17 2022-06-14 Taiwan Semiconductor Manufacturing Co., Ltd. Memory device and method for manufacturing the same
CN111292791B (zh) * 2020-02-19 2021-10-15 无锡中微亿芯有限公司 一种用于n_flash型可编程逻辑器件的配置控制电路

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4258378A (en) * 1978-05-26 1981-03-24 Texas Instruments Incorporated Electrically alterable floating gate memory with self-aligned low-threshold series enhancement transistor
JPS56108259A (en) * 1980-02-01 1981-08-27 Hitachi Ltd Semiconductor memory device
US4639893A (en) * 1984-05-15 1987-01-27 Wafer Scale Integration, Inc. Self-aligned split gate EPROM
IT1213241B (it) * 1984-11-07 1989-12-14 Ates Componenti Elettron Matrice di memoria eprom con celle elementari simmetriche mos e suo metodo di scrittura.
US4698787A (en) * 1984-11-21 1987-10-06 Exel Microelectronics, Inc. Single transistor electrically programmable memory device and method
US4833514A (en) * 1985-05-01 1989-05-23 Texas Instruments Incorporated Planar FAMOS transistor with sealed floating gate and DCS+N2 O oxide
JPH0668917B2 (ja) * 1987-05-15 1994-08-31 日本電気株式会社 メモリ素子入換制御回路
KR890003030A (ko) * 1987-07-08 1989-04-12 미다 가쓰시게 플로팅 게이트를 갖는 반도체장치
US4812885A (en) * 1987-08-04 1989-03-14 Texas Instruments Incorporated Capacitive coupling
US4780424A (en) * 1987-09-28 1988-10-25 Intel Corporation Process for fabricating electrically alterable floating gate memory devices
US4949309A (en) * 1988-05-11 1990-08-14 Catalyst Semiconductor, Inc. EEPROM utilizing single transistor per cell capable of both byte erase and flash erase
JPH0770235B2 (ja) * 1988-06-24 1995-07-31 株式会社東芝 不揮発性メモリ回路装置
JPH02126498A (ja) * 1988-07-08 1990-05-15 Hitachi Ltd 不揮発性半導体記憶装置
US5047981A (en) * 1988-07-15 1991-09-10 Texas Instruments Incorporated Bit and block erasing of an electrically erasable and programmable read-only memory array
US4947222A (en) * 1988-07-15 1990-08-07 Texas Instruments Incorporated Electrically programmable and erasable memory cells with field plate conductor defined drain regions
US5168335A (en) * 1988-07-15 1992-12-01 Texas Instruments Incorporated Electrically programmable, electrically erasable memory array cell with field plate
FR2635409B1 (fr) * 1988-08-11 1991-08-02 Sgs Thomson Microelectronics Memoire de type eprom a haute densite d'integration possedant un facteur de couplage eleve, et son procede de fabrication
US5023681A (en) * 1988-10-08 1991-06-11 Hyundai Electronics Industries Co., Ltd. Method for arranging EEPROM cells and a semiconductor device manufactured by the method
US5110753A (en) * 1988-11-10 1992-05-05 Texas Instruments Incorporated Cross-point contact-free floating-gate memory array with silicided buried bitlines
US5420060A (en) * 1988-11-14 1995-05-30 Texas Instruments Incorporated Method of making contract-free floating-gate memory array with silicided buried bitlines and with single-step defined floating gates
US5296396A (en) * 1988-12-05 1994-03-22 Sgs-Thomson Microelectronics S.R.L. Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture
US5304829A (en) * 1989-01-17 1994-04-19 Kabushiki Kaisha Toshiba Nonvolatile semiconductor device
IT1229131B (it) * 1989-03-09 1991-07-22 Sgs Thomson Microelectronics Matrice di memoria eprom con struttura a tovaglia e procedimento per la sua fabbricazione.
IT1228720B (it) * 1989-03-15 1991-07-03 Sgs Thomson Microelectronics Matrice a tovaglia di celle di memoria eprom con giunzioni sepolte, accessibili singolarmente mediante decodifica tradizionale.
IT1235690B (it) * 1989-04-07 1992-09-21 Sgs Thomson Microelectronics Procedimento di fabbricazione per una matrice di celle eprom organizzate a tovaglia.
US5283758A (en) * 1989-06-13 1994-02-01 Mitsubishi Denki Kabushiki Kaisha Non-volatile semiconductor memory device
US5045489A (en) * 1989-06-30 1991-09-03 Texas Instruments Incorporated Method of making a high-speed 2-transistor cell for programmable/EEPROM devices with separate read and write transistors
US5023837A (en) * 1989-09-05 1991-06-11 Texas Instruments Incorporated Bitline segmentation in logic arrays
US5134449A (en) * 1989-12-04 1992-07-28 Texas Instruments Incorporated Nonvolatile memory cell with field-plate switch
JP2573380B2 (ja) * 1989-12-22 1997-01-22 株式会社東芝 不揮発性半導体メモリ
US5060195A (en) * 1989-12-29 1991-10-22 Texas Instruments Incorporated Hot electron programmable, tunnel electron erasable contactless EEPROM
US5111270A (en) * 1990-02-22 1992-05-05 Intel Corporation Three-dimensional contactless non-volatile memory cell
JP2624864B2 (ja) * 1990-02-28 1997-06-25 株式会社東芝 不揮発性半導体メモリ
US5122985A (en) * 1990-04-16 1992-06-16 Giovani Santin Circuit and method for erasing eeprom memory arrays to prevent over-erased cells
US5087584A (en) * 1990-04-30 1992-02-11 Intel Corporation Process for fabricating a contactless floating gate memory array utilizing wordline trench vias
US5204835A (en) * 1990-06-13 1993-04-20 Waferscale Integration Inc. Eprom virtual ground array
US5115288A (en) * 1990-06-28 1992-05-19 National Semiconductor Corporation Split-gate EPROM cell using polysilicon spacers
US5187683A (en) * 1990-08-31 1993-02-16 Texas Instruments Incorporated Method for programming EEPROM memory arrays
DE69128635T2 (de) * 1990-09-25 1998-05-20 Toshiba Kawasaki Kk Nicht-flüchtiger halbleiterspeicher
US5108939A (en) * 1990-10-16 1992-04-28 National Semiconductor Corp. Method of making a non-volatile memory cell utilizing polycrystalline silicon spacer tunnel region
US5199001A (en) * 1990-10-29 1993-03-30 Intel Corporation Architecture for erasing very small areas of flash EPROMs
US5132933A (en) * 1990-12-21 1992-07-21 Schreck John F Bias circuitry for nonvolatile memory array
US5245570A (en) * 1990-12-21 1993-09-14 Intel Corporation Floating gate non-volatile memory blocks and select transistors
US5185718A (en) * 1991-02-19 1993-02-09 Catalyst Semiconductor Corporation Memory array architecture for flash memory
DE69229374T2 (de) * 1991-04-18 2000-01-20 Nat Semiconductor Corp Gestapeltes Ätzverfahren für Koppelpunkt-EPROM-Matrizen
JP3104319B2 (ja) * 1991-08-29 2000-10-30 ソニー株式会社 不揮発性記憶装置
US5264384A (en) * 1991-08-30 1993-11-23 Texas Instruments Incorporated Method of making a non-volatile memory cell

Also Published As

Publication number Publication date
US5691938A (en) 1997-11-25
DE69231356T2 (de) 2000-12-28
US5453391A (en) 1995-09-26
EP1032034A1 (de) 2000-08-30
EP0552531A1 (de) 1993-07-28
US5399891A (en) 1995-03-21
US5633185A (en) 1997-05-27
EP0552531B1 (de) 2000-08-16

Similar Documents

Publication Publication Date Title
DE69231356T2 (de) Nichtflüchtige Speicherzelle und Anordnungsarchitektur
DE69419469D1 (de) Halbleiterbauelement und Halbleiterspeichervorrichtung
DE69326370T2 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69328342T2 (de) Halbleiterspeicherzelle
DE69430668D1 (de) Flash-speicher mit verringerter löschung und überschreibung
DE69517142D1 (de) Ferroelektrische Speicheranordnung
DE69325152D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69328517T2 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69617833D1 (de) Magnetoresistives Element und Speicherelement
DE69227584T2 (de) Nicht-fluechtige loeschbare und programmierbare verbindungszelle
DE69417712D1 (de) Nichtflüchtige Halbleiter-Speichereinrichtung
DE69317937D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69418521D1 (de) Nichtflüchtige Speicheranordnung
DE69406037T2 (de) Nicht-flüchtige Halbleiterspeicheranordnung
DE69419339T2 (de) Nichtflüchtige Speicheranordnung
DE69129404T2 (de) Speicherzelleschaltung und Matrix
DE69316298T2 (de) Nichtflüchtige Speicherzelle
DE69029791T2 (de) Nichtflüchtige Speicheranordnung und Betriebsverfahren
DE69223183D1 (de) Nichtflüchtige Speicheranordnung
DE69323378D1 (de) Nicht-flüchtige Halbleiterspeicheranordnung
DE69611109T2 (de) Direktspeicherzugriff-Steuereinrichtung und Registrierapparat
DE69429975D1 (de) Nichtflüchtige Speicheranordnung
DE69622973T2 (de) Nichtflüchtige Speicheranordnung
KR950020554U (ko) 기억장치의 착탈장치
DE69229384D1 (de) Nichtflüchtige Speicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition