DE69326658D1 - Individuelle Stromversorgung für die Schaltungen auf einer Wafer vor dem Teilvorgang - Google Patents
Individuelle Stromversorgung für die Schaltungen auf einer Wafer vor dem TeilvorgangInfo
- Publication number
- DE69326658D1 DE69326658D1 DE69326658T DE69326658T DE69326658D1 DE 69326658 D1 DE69326658 D1 DE 69326658D1 DE 69326658 T DE69326658 T DE 69326658T DE 69326658 T DE69326658 T DE 69326658T DE 69326658 D1 DE69326658 D1 DE 69326658D1
- Authority
- DE
- Germany
- Prior art keywords
- circuits
- sub
- power supply
- individual power
- wafer before
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/028—Dicing
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/908,695 US5389556A (en) | 1992-07-02 | 1992-07-02 | Individually powering-up unsingulated dies on a wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69326658D1 true DE69326658D1 (de) | 1999-11-11 |
Family
ID=25426126
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69326658T Expired - Lifetime DE69326658D1 (de) | 1992-07-02 | 1993-07-01 | Individuelle Stromversorgung für die Schaltungen auf einer Wafer vor dem Teilvorgang |
Country Status (4)
Country | Link |
---|---|
US (1) | US5389556A (de) |
EP (1) | EP0583585B1 (de) |
JP (1) | JPH0677297A (de) |
DE (1) | DE69326658D1 (de) |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5829128A (en) | 1993-11-16 | 1998-11-03 | Formfactor, Inc. | Method of mounting resilient contact structures to semiconductor devices |
US5640762A (en) | 1988-09-30 | 1997-06-24 | Micron Technology, Inc. | Method and apparatus for manufacturing known good semiconductor die |
US5905382A (en) * | 1990-08-29 | 1999-05-18 | Micron Technology, Inc. | Universal wafer carrier for wafer level die burn-in |
US7511520B2 (en) * | 1990-08-29 | 2009-03-31 | Micron Technology, Inc. | Universal wafer carrier for wafer level die burn-in |
US6219908B1 (en) * | 1991-06-04 | 2001-04-24 | Micron Technology, Inc. | Method and apparatus for manufacturing known good semiconductor die |
US5648661A (en) * | 1992-07-02 | 1997-07-15 | Lsi Logic Corporation | Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies |
US5654588A (en) * | 1993-07-23 | 1997-08-05 | Motorola Inc. | Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure |
US5594273A (en) * | 1993-07-23 | 1997-01-14 | Motorola Inc. | Apparatus for performing wafer-level testing of integrated circuits where test pads lie within integrated circuit die but overly no active circuitry for improved yield |
US5399505A (en) * | 1993-07-23 | 1995-03-21 | Motorola, Inc. | Method and apparatus for performing wafer level testing of integrated circuit dice |
US5832601A (en) * | 1993-11-16 | 1998-11-10 | Form Factor, Inc. | Method of making temporary connections between electronic components |
US6525555B1 (en) * | 1993-11-16 | 2003-02-25 | Formfactor, Inc. | Wafer-level burn-in and test |
US5878486A (en) * | 1993-11-16 | 1999-03-09 | Formfactor, Inc. | Method of burning-in semiconductor devices |
US6577148B1 (en) * | 1994-08-31 | 2003-06-10 | Motorola, Inc. | Apparatus, method, and wafer used for testing integrated circuits formed on a product wafer |
DE69633695T2 (de) * | 1995-05-31 | 2005-04-28 | STMicroelectronics, Inc., Carrollton | Konfigurierbare Testkontakte zum Erleichtern der parallelen Prüfung von integrierten Schaltungen |
US5760643A (en) * | 1995-10-31 | 1998-06-02 | Texas Instruments Incorporated | Integrated circuit die with selective pad-to-pad bypass of internal circuitry |
US6046600A (en) * | 1995-10-31 | 2000-04-04 | Texas Instruments Incorporated | Process of testing integrated circuit dies on a wafer |
US5969538A (en) * | 1996-10-31 | 1999-10-19 | Texas Instruments Incorporated | Semiconductor wafer with interconnect between dies for testing and a process of testing |
US5994912A (en) * | 1995-10-31 | 1999-11-30 | Texas Instruments Incorporated | Fault tolerant selection of die on wafer |
FR2741476B1 (fr) * | 1995-11-17 | 1998-01-02 | Commissariat Energie Atomique | Procede de realisation collective de puces avec des electrodes selectivement recouvertes par un depot |
US5898186A (en) * | 1996-09-13 | 1999-04-27 | Micron Technology, Inc. | Reduced terminal testing system |
US6326801B1 (en) * | 1996-10-31 | 2001-12-04 | Texas Instruments Incorporated | Wafer of semiconductor material with dies, probe areas and leads |
US6429029B1 (en) * | 1997-01-15 | 2002-08-06 | Formfactor, Inc. | Concurrent design and subsequent partitioning of product and test die |
US6551844B1 (en) * | 1997-01-15 | 2003-04-22 | Formfactor, Inc. | Test assembly including a test die for testing a semiconductor product die |
US5929650A (en) * | 1997-02-04 | 1999-07-27 | Motorola, Inc. | Method and apparatus for performing operative testing on an integrated circuit |
US5912562A (en) * | 1997-02-04 | 1999-06-15 | Motorola Inc. | Quiescent current monitor circuit for wafer level integrated circuit testing |
US6060897A (en) | 1997-02-11 | 2000-05-09 | National Semiconductor Corporation | Testability method for modularized integrated circuits |
FR2764386B1 (fr) * | 1997-06-06 | 1999-07-16 | Commissariat Energie Atomique | Support d'electrodes comportant au moins une electrode recouverte par un depot et systeme de lecture de ce support |
US6121065A (en) * | 1997-09-26 | 2000-09-19 | Institute Of Microelectronics | Wafer scale burn-in testing |
US6157185A (en) * | 1997-10-08 | 2000-12-05 | Dit-Mco International | Miltiple bus switching and testing system |
US6001662A (en) * | 1997-12-02 | 1999-12-14 | International Business Machines Corporation | Method and system for providing a reusable configurable self-test controller for manufactured integrated circuits |
US6405335B1 (en) | 1998-02-25 | 2002-06-11 | Texas Instruments Incorporated | Position independent testing of circuits |
DE19839807C1 (de) | 1998-09-01 | 1999-10-07 | Siemens Ag | Verfahren zum Betrieb einer integrierten Schaltung |
US6380729B1 (en) * | 1999-02-16 | 2002-04-30 | Alien Technology Corporation | Testing integrated circuit dice |
US7058862B2 (en) * | 2000-05-26 | 2006-06-06 | Texas Instruments Incorporated | Selecting different 1149.1 TAP domains from update-IR state |
US6562636B1 (en) * | 1999-07-14 | 2003-05-13 | Aehr Test Systems | Wafer level burn-in and electrical test system and method |
JP2001085480A (ja) * | 1999-09-10 | 2001-03-30 | Mitsubishi Electric Corp | 半導体装置および半導体集積回路装置の製造方法 |
US6728915B2 (en) | 2000-01-10 | 2004-04-27 | Texas Instruments Incorporated | IC with shared scan cells selectively connected in scan path |
US6429677B1 (en) * | 2000-02-10 | 2002-08-06 | International Business Machines Corporation | Method and apparatus for characterization of gate dielectrics |
US6769080B2 (en) | 2000-03-09 | 2004-07-27 | Texas Instruments Incorporated | Scan circuit low power adapter with counter |
US6627917B1 (en) | 2000-04-25 | 2003-09-30 | Medtronic, Inc. | Method and apparatus for wafer-level burn-in |
US6548826B2 (en) | 2000-04-25 | 2003-04-15 | Andreas A. Fenner | Apparatus for wafer-level burn-in and testing of integrated circuits |
DE10133261A1 (de) * | 2001-07-09 | 2003-01-30 | Infineon Technologies Ag | Vorrichtung zum unabhängigen Testen mehrerer spannungsversorgter Halbleitereinrichtungen |
US6809378B2 (en) * | 2001-08-30 | 2004-10-26 | Micron Technology, Inc. | Structure for temporarily isolating a die from a common conductor to facilitate wafer level testing |
JP2003107135A (ja) * | 2001-09-28 | 2003-04-09 | Mitsubishi Electric Corp | バーンイン装置 |
DE10152086B4 (de) * | 2001-10-23 | 2007-03-22 | Infineon Technologies Ag | Verfahren zum Testen einer Mehrzahl von Bauelementen auf einem Wafer mit einer gemeinsamen Datenleitung und einer gemeinsamen Versorgungsleitung |
KR100496862B1 (ko) * | 2002-10-01 | 2005-06-22 | 삼성전자주식회사 | 멀티칩패키지의 테스트 장치 및 방법 |
DE10310140B4 (de) * | 2003-03-07 | 2007-05-03 | Infineon Technologies Ag | Testvorrichtung zum Test von integrierten Bausteinen sowie Verfahren zum Betrieb einer Testvorrichtung |
KR100523139B1 (ko) * | 2003-06-23 | 2005-10-20 | 주식회사 하이닉스반도체 | 웨이퍼 테스트시 사용되는 프로빙 패드의 수를 감소시키기위한 반도체 장치 및 그의 테스팅 방법 |
US7057249B2 (en) * | 2003-07-02 | 2006-06-06 | Hewlett-Packard Development Company, L.P. | Magnetic memory device |
JP4515143B2 (ja) * | 2004-05-10 | 2010-07-28 | 三菱電機株式会社 | 感熱式流量検出素子の製造方法 |
US7365556B2 (en) * | 2004-09-02 | 2008-04-29 | Texas Instruments Incorporated | Semiconductor device testing |
US7106083B2 (en) * | 2004-12-29 | 2006-09-12 | United Microelectronics Corp. | Testing system and testing method for DUTs |
US7405585B2 (en) * | 2006-02-14 | 2008-07-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Versatile semiconductor test structure array |
US7888955B2 (en) * | 2007-09-25 | 2011-02-15 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled resources |
US7977959B2 (en) | 2007-09-27 | 2011-07-12 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled intelligent switches |
US20090164931A1 (en) * | 2007-12-19 | 2009-06-25 | Formfactor, Inc. | Method and Apparatus for Managing Test Result Data Generated by a Semiconductor Test System |
US20090224793A1 (en) * | 2008-03-07 | 2009-09-10 | Formfactor, Inc. | Method And Apparatus For Designing A Custom Test System |
US8122309B2 (en) * | 2008-03-11 | 2012-02-21 | Formfactor, Inc. | Method and apparatus for processing failures during semiconductor device testing |
US8095841B2 (en) * | 2008-08-19 | 2012-01-10 | Formfactor, Inc. | Method and apparatus for testing semiconductor devices with autonomous expected value generation |
US7944225B2 (en) | 2008-09-26 | 2011-05-17 | Formfactor, Inc. | Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test |
TW201039217A (en) * | 2009-04-17 | 2010-11-01 | Chunghwa Picture Tubes Ltd | Sensor structure of touch panel and method for determining touch signal generating by sensor structure of touch panel |
WO2011050455A1 (en) | 2009-10-27 | 2011-05-05 | Lensvector Inc. | Method and apparatus for testing operation of an optical liquid crystal device, and manufacturing of device |
US9157954B2 (en) * | 2011-06-03 | 2015-10-13 | Apple Inc. | Test system with temporary test structures |
US8890557B2 (en) | 2012-04-10 | 2014-11-18 | International Business Machines Corporation | Built-in self-test method and structure |
JP2013239548A (ja) * | 2012-05-15 | 2013-11-28 | Seiko Epson Corp | シート基板、電子部品、電子機器、電子部品の検査方法、及び電子部品の製造方法 |
US9059333B1 (en) | 2013-12-04 | 2015-06-16 | International Business Machines Corporation | Facilitating chip dicing for metal-metal bonding and hybrid wafer bonding |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3806891A (en) * | 1972-12-26 | 1974-04-23 | Ibm | Logic circuit for scan-in/scan-out |
US3849872A (en) * | 1972-10-24 | 1974-11-26 | Ibm | Contacting integrated circuit chip terminal through the wafer kerf |
US3969670A (en) * | 1975-06-30 | 1976-07-13 | International Business Machines Corporation | Electron beam testing of integrated circuits |
JPS60953B2 (ja) * | 1977-12-30 | 1985-01-11 | 富士通株式会社 | 半導体集積回路装置 |
FR2432175A1 (fr) * | 1978-07-27 | 1980-02-22 | Cii Honeywell Bull | Procede pour tester un systeme logique et systeme logique pour la mise en oeuvre de ce procede |
US4293919A (en) * | 1979-08-13 | 1981-10-06 | International Business Machines Corporation | Level sensitive scan design (LSSD) system |
US4340857A (en) * | 1980-04-11 | 1982-07-20 | Siemens Corporation | Device for testing digital circuits using built-in logic block observers (BILBO's) |
US4486705A (en) * | 1981-01-16 | 1984-12-04 | Burroughs Corporation | Method of testing networks on a wafer having grounding points on its periphery |
US4511914A (en) * | 1982-07-01 | 1985-04-16 | Motorola, Inc. | Power bus routing for providing noise isolation in gate arrays |
DE3526485A1 (de) * | 1985-07-24 | 1987-02-05 | Heinz Krug | Schaltungsanordnung zum pruefen integrierter schaltungseinheiten |
US4739250A (en) * | 1985-11-20 | 1988-04-19 | Fujitsu Limited | Semiconductor integrated circuit device with test circuit |
US4749947A (en) * | 1986-03-10 | 1988-06-07 | Cross-Check Systems, Inc. | Grid-based, "cross-check" test structure for testing integrated circuits |
US4714876A (en) * | 1986-04-14 | 1987-12-22 | Ncr Corporation | Circuit for initiating test modes |
US4884118A (en) * | 1986-05-19 | 1989-11-28 | Lsi Logic Corporation | Double metal HCMOS compacted array |
NL8700933A (nl) * | 1987-04-21 | 1988-11-16 | Philips Nv | Testmethode voor lcd-elementen. |
US4855253A (en) * | 1988-01-29 | 1989-08-08 | Hewlett-Packard | Test method for random defects in electronic microstructures |
US4937826A (en) * | 1988-09-09 | 1990-06-26 | Crosscheck Technology, Inc. | Method and apparatus for sensing defects in integrated circuit elements |
US5053700A (en) * | 1989-02-14 | 1991-10-01 | Amber Engineering, Inc. | Method for wafer scale testing of redundant integrated circuit dies |
US4956602A (en) * | 1989-02-14 | 1990-09-11 | Amber Engineering, Inc. | Wafer scale testing of redundant integrated circuit dies |
US5159752A (en) * | 1989-03-22 | 1992-11-03 | Texas Instruments Incorporated | Scanning electron microscope based parametric testing method and apparatus |
US4967146A (en) * | 1989-05-15 | 1990-10-30 | Rockwell International Corporation | Semiconductor chip production and testing processes |
US5047711A (en) * | 1989-08-23 | 1991-09-10 | Silicon Connections Corporation | Wafer-level burn-in testing of integrated circuits |
US5081601A (en) * | 1989-09-22 | 1992-01-14 | Lsi Logic Corporation | System for combining independently clocked simulators |
US4968931A (en) * | 1989-11-03 | 1990-11-06 | Motorola, Inc. | Apparatus and method for burning in integrated circuit wafers |
US4985988A (en) * | 1989-11-03 | 1991-01-22 | Motorola, Inc. | Method for assembling, testing, and packaging integrated circuits |
US4975640A (en) * | 1990-02-20 | 1990-12-04 | Crosscheck Technology, Inc. | Method for operating a linear feedback shift register as a serial shift register with a crosscheck grid structure |
US5059899A (en) * | 1990-08-16 | 1991-10-22 | Micron Technology, Inc. | Semiconductor dies and wafers and methods for making |
US5149662A (en) * | 1991-03-27 | 1992-09-22 | Integrated System Assemblies Corporation | Methods for testing and burn-in of integrated circuit chips |
-
1992
- 1992-07-02 US US07/908,695 patent/US5389556A/en not_active Expired - Lifetime
-
1993
- 1993-06-29 JP JP5185427A patent/JPH0677297A/ja not_active Withdrawn
- 1993-07-01 DE DE69326658T patent/DE69326658D1/de not_active Expired - Lifetime
- 1993-07-01 EP EP93110510A patent/EP0583585B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0677297A (ja) | 1994-03-18 |
EP0583585A2 (de) | 1994-02-23 |
EP0583585B1 (de) | 1999-10-06 |
EP0583585A3 (de) | 1995-02-15 |
US5389556A (en) | 1995-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69326658D1 (de) | Individuelle Stromversorgung für die Schaltungen auf einer Wafer vor dem Teilvorgang | |
DE59103186D1 (de) | Vorrichtung zum einseitigen ätzen einer halbleiterscheibe. | |
DE69216365D1 (de) | Stromversorgungsvorrichtung für ein Fahrzeug | |
DE69300280T2 (de) | Versorgungseinrichtung für ein hochreines Fluid. | |
DE69408549D1 (de) | Gehäuse für ein Halbleiterbauelement | |
DE69331547T2 (de) | Bildformattierung für ein mustererzeugungsgerät | |
NO882780D0 (no) | Fremgangsmaate for underkjoeling av en normalt gassformig hydrokarbonstroem. | |
DE69011239T2 (de) | Schaltung für die Lieferung einer Referenzspannung. | |
DE69107100T2 (de) | Steuerschaltung für die Energieversorgung einer Mehrzahl elektronischer Module. | |
DE69127515D1 (de) | Substratvorspannungsgenerator für Halbleiteranordnungen | |
DE58909282D1 (de) | Schaltungsanordnung zum Betrieb einer Last. | |
DE3581905D1 (de) | Halbleiteranordnung worin ein halbleiterchip auf einer basis befestigt ist. | |
DE68920363T2 (de) | Fehlerschutzschaltung für Stromversorgung. | |
DE68901686T2 (de) | Strahlumkehrsystem fuer ein zweistromtriebwerk. | |
DE69108302D1 (de) | Elektronische Schaltung mit einer Federanordnung für die Stromzufuhr. | |
DE3751607D1 (de) | Stromversorgungsleitungen in einer integrierten Halbleiterschaltung. | |
DE59307051D1 (de) | Stromversorgungsschaltung für ein Funkgerät | |
DE68923022D1 (de) | Einrichtung für eine Verdrahtungsverbindung. | |
ITRM910645A0 (it) | Disposizione per stadio pilota di linea di parola per dispositivi di memoria a semiconduttori | |
DE58907853D1 (de) | Schaltungsanordnung für ein Schaltnetzteil. | |
IT213678Z2 (it) | Cabina per doccia a funzione multiple controllabili. | |
DE68921255T2 (de) | Detektorvorrichtung für die Verteilung der auf einer Oberfläche befindlichen Ladung. | |
DE59303472D1 (de) | Schaltungsanordnung zum Erzeugen einer Versorgungsspannung | |
IT1231830B (it) | Un dispositivo per il rifornimento di tubetti tessili. | |
DE69114025T2 (de) | Transportvorrichtung für das Substrat einer Platte. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |