DE69329305T2 - Direktspeicherzugriffssteuerung - Google Patents
DirektspeicherzugriffssteuerungInfo
- Publication number
- DE69329305T2 DE69329305T2 DE69329305T DE69329305T DE69329305T2 DE 69329305 T2 DE69329305 T2 DE 69329305T2 DE 69329305 T DE69329305 T DE 69329305T DE 69329305 T DE69329305 T DE 69329305T DE 69329305 T2 DE69329305 T2 DE 69329305T2
- Authority
- DE
- Germany
- Prior art keywords
- access control
- data
- memory access
- dma controller
- direct memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/828,358 US5465340A (en) | 1992-01-30 | 1992-01-30 | Direct memory access controller handling exceptions during transferring multiple bytes in parallel |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69329305D1 DE69329305D1 (de) | 2000-10-05 |
DE69329305T2 true DE69329305T2 (de) | 2001-04-12 |
Family
ID=25251581
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69329305T Expired - Fee Related DE69329305T2 (de) | 1992-01-30 | 1993-01-08 | Direktspeicherzugriffssteuerung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5465340A (de) |
EP (1) | EP0554209B1 (de) |
JP (1) | JPH05265922A (de) |
DE (1) | DE69329305T2 (de) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5706483A (en) * | 1994-12-13 | 1998-01-06 | Microsoft Corporation | Run-time code compiler for data block transfer |
US5687393A (en) * | 1995-06-07 | 1997-11-11 | International Business Machines Corporation | System for controlling responses to requests over a data bus between a plurality of master controllers and a slave storage controller by inserting control characters |
GB9520824D0 (en) * | 1995-10-11 | 1995-12-13 | Int Computers Ltd | Data realignment method and apparatus |
CN1110753C (zh) * | 1997-05-16 | 2003-06-04 | 逻辑控制公司 | 销售点系统及其所用分布式电脑网路 |
US6442671B1 (en) * | 1999-03-03 | 2002-08-27 | Philips Semiconductors | System for priming a latch between two memories and transferring data via the latch in successive clock cycle thereafter |
US6687851B1 (en) | 2000-04-13 | 2004-02-03 | Stratus Technologies Bermuda Ltd. | Method and system for upgrading fault-tolerant systems |
US6708283B1 (en) | 2000-04-13 | 2004-03-16 | Stratus Technologies, Bermuda Ltd. | System and method for operating a system with redundant peripheral bus controllers |
US6820213B1 (en) | 2000-04-13 | 2004-11-16 | Stratus Technologies Bermuda, Ltd. | Fault-tolerant computer system with voter delay buffer |
US6691257B1 (en) | 2000-04-13 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus protocol and method for using the same |
US6735715B1 (en) | 2000-04-13 | 2004-05-11 | Stratus Technologies Bermuda Ltd. | System and method for operating a SCSI bus with redundant SCSI adaptors |
US6633996B1 (en) | 2000-04-13 | 2003-10-14 | Stratus Technologies Bermuda Ltd. | Fault-tolerant maintenance bus architecture |
US6766479B2 (en) | 2001-02-28 | 2004-07-20 | Stratus Technologies Bermuda, Ltd. | Apparatus and methods for identifying bus protocol violations |
US7966468B1 (en) * | 2004-12-13 | 2011-06-21 | Nvidia Corporation | Apparatus, system, and method for fast read request transfer through clock domains |
DE102004062211B4 (de) * | 2004-12-23 | 2007-01-25 | Texas Instruments Deutschland Gmbh | CAN-Kommunikationsmodul |
US20060222125A1 (en) * | 2005-03-31 | 2006-10-05 | Edwards John W Jr | Systems and methods for maintaining synchronicity during signal transmission |
US20060222126A1 (en) * | 2005-03-31 | 2006-10-05 | Stratus Technologies Bermuda Ltd. | Systems and methods for maintaining synchronicity during signal transmission |
US20070011499A1 (en) * | 2005-06-07 | 2007-01-11 | Stratus Technologies Bermuda Ltd. | Methods for ensuring safe component removal |
US9888077B2 (en) | 2014-04-22 | 2018-02-06 | Western Digital Technologies, Inc. | Metadata based data alignment in data storage systems |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4688166A (en) * | 1984-08-03 | 1987-08-18 | Motorola Computer Systems, Inc. | Direct memory access controller supporting multiple input/output controllers and memory units |
JPS61194557A (ja) * | 1985-02-25 | 1986-08-28 | Hitachi Ltd | 制御用lsi |
DE3786080D1 (de) * | 1987-08-20 | 1993-07-08 | Ibm | Speicherzugriffssteuerungsvorrichtung in einem gemischtdatenformatsystem. |
US5187783A (en) * | 1989-03-15 | 1993-02-16 | Micral, Inc. | Controller for direct memory access |
US5170477A (en) * | 1989-10-31 | 1992-12-08 | Ibm Corporation | Odd boundary address aligned direct memory acess device and method |
JPH03248226A (ja) * | 1990-02-26 | 1991-11-06 | Nec Corp | マイクロプロセッサ |
US5185876A (en) * | 1990-03-14 | 1993-02-09 | Micro Technology, Inc. | Buffering system for dynamically providing data to multiple storage elements |
-
1992
- 1992-01-30 US US07/828,358 patent/US5465340A/en not_active Expired - Lifetime
-
1993
- 1993-01-08 EP EP93650004A patent/EP0554209B1/de not_active Expired - Lifetime
- 1993-01-08 DE DE69329305T patent/DE69329305T2/de not_active Expired - Fee Related
- 1993-01-29 JP JP5013982A patent/JPH05265922A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0554209A1 (de) | 1993-08-04 |
US5465340A (en) | 1995-11-07 |
JPH05265922A (ja) | 1993-10-15 |
EP0554209B1 (de) | 2000-08-30 |
DE69329305D1 (de) | 2000-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69329305D1 (de) | Direktspeicherzugriffssteuerung | |
DE69318206T2 (de) | Ethernet-Mediumzugriffssteuereinheit mit externer Adresserkennungsschnittstelle | |
ES2090037T3 (es) | Aparato y tecnica de programacion de rafagas. | |
JPS5789128A (en) | Controlling system for information interchange | |
BR9204884A (pt) | Controlador de memoria num computador pessoal que possui sistema de memoria com memoria rapida reservada de gravasao de passagem de ciclos encadeados de investigacao | |
DK61089A (da) | Datapakkeoverfoeringsarrangement | |
DE69421856D1 (de) | Lese/Schreibe-Speicher mit negativer rückgekoppelter Blindspeicherschaltung | |
DE69127771T2 (de) | Datenübertragungssteuerungsvorrichtung | |
DE69213143D1 (de) | Rechnerspeichersteuerungsanordnung | |
DE69029053T2 (de) | Datenübertragungssteuerungsvorrichtung | |
FR2683927B1 (fr) | Memoire tampon d'image. | |
DE3882425D1 (de) | Datenuebertragungssteuerungsvorrichtung fuer direktspeicherzugriff. | |
DE69224489D1 (de) | Speicherzugriffssteuerung | |
JPS57117055A (en) | Memory extension system of microcomputer | |
ITMI922449A0 (it) | Circuito di controllo di uscita di dati | |
ATE10142T1 (de) | Steuervorrichtung fuer eine mikroprozessorschnittstelle. | |
JPS6473445A (en) | Data transfer controller | |
JPS55154623A (en) | Input and output control system | |
JPS5463640A (en) | Information processing system | |
JPS5730179A (en) | Buffer memory control system | |
JPS5578324A (en) | Direct memory access system | |
JPS57117054A (en) | Data transfer controller of memory | |
JPS6486262A (en) | Data transferring device | |
JPH07262127A (ja) | Ic試験装置 | |
JPS56114055A (en) | Bulk transfer speed converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: ENTERASYS NETWORKS,INC.(N.D.GES.D.STAATES DELAWARE |
|
8339 | Ceased/non-payment of the annual fee |