US4295193A
(en)
|
1979-06-29 |
1981-10-13 |
International Business Machines Corporation |
Machine for multiple instruction execution
|
US4437149A
(en)
*
|
1980-11-17 |
1984-03-13 |
International Business Machines Corporation |
Cache memory architecture with decoding
|
US4434149A
(en)
*
|
1982-08-30 |
1984-02-28 |
Atlantic Richfield Company |
Acid melt treatment to activate carbon for use as reductant
|
US5021945A
(en)
|
1985-10-31 |
1991-06-04 |
Mcc Development, Ltd. |
Parallel processor system for processing natural concurrencies and method therefor
|
US4847755A
(en)
*
|
1985-10-31 |
1989-07-11 |
Mcc Development, Ltd. |
Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies
|
US5051940A
(en)
|
1990-04-04 |
1991-09-24 |
International Business Machines Corporation |
Data dependency collapsing hardware apparatus
|
US4933837A
(en)
*
|
1986-12-01 |
1990-06-12 |
Advanced Micro Devices, Inc. |
Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories
|
US5179680A
(en)
*
|
1987-04-20 |
1993-01-12 |
Digital Equipment Corporation |
Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus
|
US4833599A
(en)
|
1987-04-20 |
1989-05-23 |
Multiflow Computer, Inc. |
Hierarchical priority branch handling for parallel execution in a parallel processor
|
US5057837A
(en)
|
1987-04-20 |
1991-10-15 |
Digital Equipment Corporation |
Instruction storage method with a compressed format using a mask word
|
US4920477A
(en)
|
1987-04-20 |
1990-04-24 |
Multiflow Computer, Inc. |
Virtual address table look aside buffer miss recovery method and apparatus
|
US5276819A
(en)
|
1987-05-01 |
1994-01-04 |
Hewlett-Packard Company |
Horizontal computer having register multiconnect for operand address generation during execution of iterations of a loop of program code
|
US5297255A
(en)
*
|
1987-07-28 |
1994-03-22 |
Hitachi, Ltd. |
Parallel computer comprised of processor elements having a local memory and an enhanced data transfer mechanism
|
US5081575A
(en)
*
|
1987-11-06 |
1992-01-14 |
Oryx Corporation |
Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
|
US5692139A
(en)
|
1988-01-11 |
1997-11-25 |
North American Philips Corporation, Signetics Div. |
VLIW processing device including improved memory for avoiding collisions without an excessive number of ports
|
US4888679A
(en)
|
1988-01-11 |
1989-12-19 |
Digital Equipment Corporation |
Method and apparatus using a cache and main memory for both vector processing and scalar processing by prefetching cache blocks including vector data elements
|
NL8800071A
(nl)
*
|
1988-01-13 |
1989-08-01 |
Philips Nv |
Dataprocessorsysteem en videoprocessorsysteem, voorzien van een dergelijk dataprocessorsysteem.
|
US5101341A
(en)
*
|
1988-08-25 |
1992-03-31 |
Edgcore Technology, Inc. |
Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO
|
US5051885A
(en)
*
|
1988-10-07 |
1991-09-24 |
Hewlett-Packard Company |
Data processing system for concurrent dispatch of instructions to multiple functional units
|
US5226169A
(en)
*
|
1988-12-30 |
1993-07-06 |
International Business Machines Corp. |
System for execution of storage-immediate and storage-storage instructions within cache buffer storage
|
EP0394624B1
(de)
*
|
1989-04-24 |
1997-06-18 |
International Business Machines Corporation |
Mehrfachsequenzprozessorsystem
|
US5129067A
(en)
*
|
1989-06-06 |
1992-07-07 |
Advanced Micro Devices, Inc. |
Multiple instruction decoder for minimizing register port requirements
|
US5197137A
(en)
*
|
1989-07-28 |
1993-03-23 |
International Business Machines Corporation |
Computer architecture for the concurrent execution of sequential programs
|
EP0415366B1
(de)
*
|
1989-08-28 |
1997-06-11 |
Nec Corporation |
Mikroprozessor mit Pipeline-Predecodereinheit und -Hauptdecodereinheit
|
WO1991004536A1
(en)
*
|
1989-09-20 |
1991-04-04 |
Dolphin Server Technology A/S |
Instruction cache architecture for parallel issuing of multiple instructions
|
JP2835103B2
(ja)
|
1989-11-01 |
1998-12-14 |
富士通株式会社 |
命令指定方法及び命令実行方式
|
JP2839590B2
(ja)
|
1989-11-10 |
1998-12-16 |
株式会社東芝 |
命令割り当て装置及び命令割り当て方法
|
US5239654A
(en)
*
|
1989-11-17 |
1993-08-24 |
Texas Instruments Incorporated |
Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
|
US5471593A
(en)
|
1989-12-11 |
1995-11-28 |
Branigin; Michael H. |
Computer processor with an efficient means of executing many instructions simultaneously
|
US5121502A
(en)
*
|
1989-12-20 |
1992-06-09 |
Hewlett-Packard Company |
System for selectively communicating instructions from memory locations simultaneously or from the same memory locations sequentially to plurality of processing
|
US5203002A
(en)
*
|
1989-12-27 |
1993-04-13 |
Wetzel Glen F |
System with a multiport memory and N processing units for concurrently/individually executing 2N-multi-instruction-words at first/second transitions of a single clock cycle
|
US5506974A
(en)
|
1990-03-23 |
1996-04-09 |
Unisys Corporation |
Method and means for concatenating multiple instructions
|
JP2818249B2
(ja)
|
1990-03-30 |
1998-10-30 |
株式会社東芝 |
電子計算機
|
US5333280A
(en)
*
|
1990-04-06 |
1994-07-26 |
Nec Corporation |
Parallel pipelined instruction processing system for very long instruction word
|
US5504932A
(en)
|
1990-05-04 |
1996-04-02 |
International Business Machines Corporation |
System for executing scalar instructions in parallel based on control bits appended by compounding decoder
|
US5197135A
(en)
|
1990-06-26 |
1993-03-23 |
International Business Machines Corporation |
Memory management for scalable compound instruction set machines with in-memory compounding
|
US5214763A
(en)
|
1990-05-10 |
1993-05-25 |
International Business Machines Corporation |
Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
|
CA2037708C
(en)
*
|
1990-05-04 |
1998-01-20 |
Richard J. Eickemeyer |
General purpose compound apparatus for instruction-level parallel processors
|
US5448746A
(en)
|
1990-05-04 |
1995-09-05 |
International Business Machines Corporation |
System for comounding instructions in a byte stream prior to fetching and identifying the instructions for execution
|
DE69123629T2
(de)
|
1990-05-04 |
1997-06-12 |
Ibm |
Maschinenarchitektur für skalaren Verbundbefehlssatz
|
US5303356A
(en)
|
1990-05-04 |
1994-04-12 |
International Business Machines Corporation |
System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
|
US5295249A
(en)
*
|
1990-05-04 |
1994-03-15 |
International Business Machines Corporation |
Compounding preprocessor for cache for identifying multiple instructions which may be executed in parallel
|
CA2038264C
(en)
|
1990-06-26 |
1995-06-27 |
Richard James Eickemeyer |
In-memory preprocessor for a scalable compound instruction set machine processor
|
US5151981A
(en)
*
|
1990-07-13 |
1992-09-29 |
International Business Machines Corporation |
Instruction sampling instrumentation
|
JPH04111127A
(ja)
*
|
1990-08-31 |
1992-04-13 |
Toshiba Corp |
演算処理装置
|
US5689428A
(en)
*
|
1990-09-28 |
1997-11-18 |
Texas Instruments Incorporated |
Integrated circuits, transistors, data processing systems, printed wiring boards, digital computers, smart power devices, and processes of manufacture
|
JP2532300B2
(ja)
*
|
1990-10-17 |
1996-09-11 |
三菱電機株式会社 |
並列処理装置における命令供給装置
|
US5692169A
(en)
|
1990-12-14 |
1997-11-25 |
Hewlett Packard Company |
Method and system for deferring exceptions generated during speculative execution
|
US5778219A
(en)
|
1990-12-14 |
1998-07-07 |
Hewlett-Packard Company |
Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations
|
US5299321A
(en)
*
|
1990-12-18 |
1994-03-29 |
Oki Electric Industry Co., Ltd. |
Parallel processing device to operate with parallel execute instructions
|
US5446850A
(en)
|
1991-01-15 |
1995-08-29 |
International Business Machines Corporation |
Cross-cache-line compounding algorithm for scism processors
|
EP0498067A2
(de)
|
1991-02-08 |
1992-08-12 |
International Business Machines Corporation |
Mikrokodeerzeugung für eine Maschine mit skalierbarem Verbundbefehlssatz
|
EP0499661B1
(de)
*
|
1991-02-19 |
1995-08-23 |
Inoue Seisakusho (Mfg) Co., Ltd. |
Planetenmischer
|
US5287467A
(en)
|
1991-04-18 |
1994-02-15 |
International Business Machines Corporation |
Pipeline for removing and concurrently executing two or more branch instructions in synchronization with other instructions executing in the execution unit
|
US5386531A
(en)
|
1991-05-15 |
1995-01-31 |
International Business Machines Corporation |
Computer system accelerator for multi-word cross-boundary storage access
|
US5404469A
(en)
|
1992-02-25 |
1995-04-04 |
Industrial Technology Research Institute |
Multi-threaded microprocessor architecture utilizing static interleaving
|
US5337415A
(en)
*
|
1992-12-04 |
1994-08-09 |
Hewlett-Packard Company |
Predecoding instructions for supercalar dependency indicating simultaneous execution for increased operating frequency
|
US5819088A
(en)
*
|
1993-03-25 |
1998-10-06 |
Intel Corporation |
Method and apparatus for scheduling instructions for execution on a multi-issue architecture computer
|
EP0950946B1
(de)
*
|
1993-11-05 |
2001-08-16 |
Intergraph Corporation |
Superskalare Rechnerarchitektur mit Softwarescheduling
|
DE4430195B4
(de)
|
1993-12-13 |
2004-09-23 |
Hewlett-Packard Co. (N.D.Ges.D.Staates Delaware), Palo Alto |
Verfahren zur Auswertung von Booleschen Ausdrücken
|
US5513363A
(en)
|
1994-08-22 |
1996-04-30 |
Hewlett-Packard Company |
Scalable register file organization for a computer architecture having multiple functional units or a large register file
|
GB2293670A
(en)
|
1994-08-31 |
1996-04-03 |
Hewlett Packard Co |
Instruction cache
|
US5664135A
(en)
|
1994-09-28 |
1997-09-02 |
Hewlett-Packard Company |
Apparatus and method for reducing delays due to branches
|
US5689653A
(en)
|
1995-02-06 |
1997-11-18 |
Hewlett-Packard Company |
Vector memory operations
|
JP2931890B2
(ja)
*
|
1995-07-12 |
1999-08-09 |
三菱電機株式会社 |
データ処理装置
|
US6179489B1
(en)
|
1997-04-04 |
2001-01-30 |
Texas Instruments Incorporated |
Devices, methods, systems and software products for coordination of computer main microprocessor and second microprocessor coupled thereto
|
US5901318A
(en)
|
1996-05-06 |
1999-05-04 |
Hewlett-Packard Company |
Method and system for optimizing code
|
US5748936A
(en)
|
1996-05-30 |
1998-05-05 |
Hewlett-Packard Company |
Method and system for supporting speculative execution using a speculative look-aside table
|
US5943499A
(en)
|
1996-11-27 |
1999-08-24 |
Hewlett-Packard Company |
System and method for solving general global data flow predicated code problems
|
US5999738A
(en)
|
1996-11-27 |
1999-12-07 |
Hewlett-Packard Company |
Flexible scheduling of non-speculative instructions
|
US5870576A
(en)
|
1996-12-16 |
1999-02-09 |
Hewlett-Packard Company |
Method and apparatus for storing and expanding variable-length program instructions upon detection of a miss condition within an instruction cache containing pointers to compressed instructions for wide instruction word processor architectures
|
US5864692A
(en)
|
1996-12-16 |
1999-01-26 |
Hewlett-Packard Company |
Method and apparatus for protecting memory-mapped devices from side effects of speculative instructions
|
US6081885A
(en)
|
1996-12-20 |
2000-06-27 |
Texas Instruments Incorporated |
Method and apparatus for halting a processor and providing state visibility on a pipeline phase basis
|
US6112298A
(en)
|
1996-12-20 |
2000-08-29 |
Texas Instruments Incorporated |
Method for managing an instruction execution pipeline during debugging of a data processing system
|
US6065106A
(en)
|
1996-12-20 |
2000-05-16 |
Texas Instruments Incorporated |
Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing
|
US5958044A
(en)
|
1997-01-24 |
1999-09-28 |
Texas Instruments Incorporated |
Multicycle NOP
|
US6078940A
(en)
|
1997-01-24 |
2000-06-20 |
Texas Instruments Incorporated |
Microprocessor with an instruction for multiply and left shift with saturate
|
JPH10275080A
(ja)
|
1997-01-24 |
1998-10-13 |
Texas Instr Inc <Ti> |
マイクロプロセッサ
|
US6128725A
(en)
|
1997-01-24 |
2000-10-03 |
Texas Instruments Incorporated |
Microprocessor with an instruction for setting or clearing a bit field
|
US6374346B1
(en)
*
|
1997-01-24 |
2002-04-16 |
Texas Instruments Incorporated |
Processor with conditional execution of every instruction
|
US6055628A
(en)
|
1997-01-24 |
2000-04-25 |
Texas Instruments Incorporated |
Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks
|
US6061780A
(en)
|
1997-01-24 |
2000-05-09 |
Texas Instruments Incorporated |
Execution unit chaining for single cycle extract instruction having one serial shift left and one serial shift right execution units
|
US6112291A
(en)
|
1997-01-24 |
2000-08-29 |
Texas Instruments Incorporated |
Method and apparatus for performing a shift instruction with saturate by examination of an operand prior to shifting
|
US6058474A
(en)
|
1997-01-24 |
2000-05-02 |
Texas Instruments Incorporated |
Method and apparatus for DMA boot loading a microprocessor without an internal ROM
|
US5819058A
(en)
*
|
1997-02-28 |
1998-10-06 |
Vm Labs, Inc. |
Instruction compression and decompression system and method for a processor
|
US6105119A
(en)
|
1997-04-04 |
2000-08-15 |
Texas Instruments Incorporated |
Data transfer circuitry, DSP wrapper circuitry and improved processor devices, methods and systems
|
US5909559A
(en)
|
1997-04-04 |
1999-06-01 |
Texas Instruments Incorporated |
Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width
|
US6125334A
(en)
|
1997-05-02 |
2000-09-26 |
Texas Instruments Incorporated |
Module-configurable full-chip power profiler
|
US5999739A
(en)
|
1997-05-29 |
1999-12-07 |
Hewlett-Packard Company |
Method and apparatus for elimination of redundant branch instructions from a program
|
US5941983A
(en)
|
1997-06-24 |
1999-08-24 |
Hewlett-Packard Company |
Out-of-order execution using encoded dependencies between instructions in queues to determine stall values that control issurance of instructions from the queues
|
US6145027A
(en)
|
1997-07-09 |
2000-11-07 |
Texas Instruments Incorporated |
DMA controller with split channel transfer capability and FIFO buffering allowing transmit channel to get ahead of corresponding receive channel by preselected number of elements
|
US6167466A
(en)
|
1997-07-09 |
2000-12-26 |
Texas Instruments Incorporated |
Multi-channel serial port with programmable features
|
US5881280A
(en)
|
1997-07-25 |
1999-03-09 |
Hewlett-Packard Company |
Method and system for selecting instructions for re-execution for in-line exception recovery in a speculative execution processor
|
US5922065A
(en)
|
1997-10-13 |
1999-07-13 |
Institute For The Development Of Emerging Architectures, L.L.C. |
Processor utilizing a template field for encoding instruction sequences in a wide-word format
|
US5970241A
(en)
|
1997-11-19 |
1999-10-19 |
Texas Instruments Incorporated |
Maintaining synchronism between a processor pipeline and subsystem pipelines during debugging of a data processing system
|
US6016555A
(en)
|
1997-11-19 |
2000-01-18 |
Texas Instruments Incorporated |
Non-intrusive software breakpoints in a processor instruction execution pipeline
|
US6055649A
(en)
|
1997-11-19 |
2000-04-25 |
Texas Instruments Incorporated |
Processor test port with scan chains and data streaming
|
DE69737750T2
(de)
*
|
1997-12-17 |
2008-03-06 |
Hewlett-Packard Development Co., L.P., Houston |
Erst- und Zweitprozessoren verwendetes Verfahren
|
US6376109B1
(en)
*
|
1997-12-22 |
2002-04-23 |
Matsushita Electric Industrial Co., Ltd. |
Method and device for mounting cell
|
EP0926596B1
(de)
|
1997-12-23 |
2007-09-05 |
Texas Instruments Inc. |
Prozessor und Verfahren zum Verringern von dessen Energieverbrauch
|
US6219796B1
(en)
|
1997-12-23 |
2001-04-17 |
Texas Instruments Incorporated |
Power reduction for processors by software control of functional units
|
US6055828A
(en)
*
|
1997-12-30 |
2000-05-02 |
Closure Medical Corporation |
Treatment methods for glass medical adhesive applicators
|
US6253359B1
(en)
*
|
1998-01-29 |
2001-06-26 |
Texas Instruments Incorporated |
Method for analyzing circuit delays caused by capacitive coupling in digital circuits
|
US6381704B1
(en)
*
|
1998-01-29 |
2002-04-30 |
Texas Instruments Incorporated |
Method and apparatus for altering timing relationships of non-overlapping clock signals in a microprocessor
|
US6263470B1
(en)
*
|
1998-02-03 |
2001-07-17 |
Texas Instruments Incorporated |
Efficient look-up table methods for Reed-Solomon decoding
|
US5881260A
(en)
|
1998-02-09 |
1999-03-09 |
Hewlett-Packard Company |
Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction
|
US6173248B1
(en)
|
1998-02-09 |
2001-01-09 |
Hewlett-Packard Company |
Method and apparatus for handling masked exceptions in an instruction interpreter
|
US6105123A
(en)
|
1998-03-10 |
2000-08-15 |
Hewlett-Packard Company |
High speed register file organization for a pipelined computer architecture
|
US6026479A
(en)
|
1998-04-22 |
2000-02-15 |
Hewlett-Packard Company |
Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs
|
US6247172B1
(en)
*
|
1998-07-02 |
2001-06-12 |
Hewlett-Packard Company |
Method for a translation system that aggressively optimizes and preserves full synchronous exception state
|
US6260190B1
(en)
*
|
1998-08-11 |
2001-07-10 |
Hewlett-Packard Company |
Unified compiler framework for control and data speculation with recovery code
|
US6442701B1
(en)
*
|
1998-11-25 |
2002-08-27 |
Texas Instruments Incorporated |
Power saving by disabling memory block access for aligned NOP slots during fetch of multiple instruction words
|
US6378109B1
(en)
*
|
1999-07-15 |
2002-04-23 |
Texas Instruments Incorporated |
Method of simulation for gate oxide integrity check on an entire IC
|
US6385757B1
(en)
*
|
1999-08-20 |
2002-05-07 |
Hewlett-Packard Company |
Auto design of VLIW processors
|
US6374403B1
(en)
*
|
1999-08-20 |
2002-04-16 |
Hewlett-Packard Company |
Programmatic method for reducing cost of control in parallel processes
|
US6408428B1
(en)
*
|
1999-08-20 |
2002-06-18 |
Hewlett-Packard Company |
Automated design of processor systems using feedback from internal measurements of candidate systems
|
US6438747B1
(en)
*
|
1999-08-20 |
2002-08-20 |
Hewlett-Packard Company |
Programmatic iteration scheduling for parallel processors
|
US6363516B1
(en)
*
|
1999-11-12 |
2002-03-26 |
Texas Instruments Incorporated |
Method for hierarchical parasitic extraction of a CMOS design
|