DE69424728T2 - Halbleiteranordnung und zugehörige Herstellungsmethode - Google Patents

Halbleiteranordnung und zugehörige Herstellungsmethode

Info

Publication number
DE69424728T2
DE69424728T2 DE69424728T DE69424728T DE69424728T2 DE 69424728 T2 DE69424728 T2 DE 69424728T2 DE 69424728 T DE69424728 T DE 69424728T DE 69424728 T DE69424728 T DE 69424728T DE 69424728 T2 DE69424728 T2 DE 69424728T2
Authority
DE
Germany
Prior art keywords
semiconductor device
associated manufacturing
manufacturing
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69424728T
Other languages
English (en)
Other versions
DE69424728D1 (de
Inventor
Kousaku Yano
Tatsuo Sugiyama
Satoshi Ueda
Noboru Nomura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of DE69424728D1 publication Critical patent/DE69424728D1/de
Application granted granted Critical
Publication of DE69424728T2 publication Critical patent/DE69424728T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76832—Multiple layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
DE69424728T 1993-08-23 1994-08-19 Halbleiteranordnung und zugehörige Herstellungsmethode Expired - Fee Related DE69424728T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5207950A JPH0766287A (ja) 1993-08-23 1993-08-23 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
DE69424728D1 DE69424728D1 (de) 2000-07-06
DE69424728T2 true DE69424728T2 (de) 2000-09-28

Family

ID=16548228

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69424728T Expired - Fee Related DE69424728T2 (de) 1993-08-23 1994-08-19 Halbleiteranordnung und zugehörige Herstellungsmethode

Country Status (6)

Country Link
US (2) US5723909A (de)
EP (1) EP0643421B1 (de)
JP (1) JPH0766287A (de)
KR (1) KR0136685B1 (de)
CN (1) CN1050694C (de)
DE (1) DE69424728T2 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576247A (en) * 1992-07-31 1996-11-19 Matsushita Electric Industrial Co., Ltd. Thin layer forming method wherein hydrophobic molecular layers preventing a BPSG layer from absorbing moisture
EP0678913A1 (de) * 1994-04-15 1995-10-25 Matsushita Electric Industrial Co., Ltd. Herstellungsverfahren für Mehrlager-Metallisierung
KR0159016B1 (ko) * 1995-06-28 1999-02-01 김주용 반도체소자의 금속배선간 절연막의 제조방법
US5942802A (en) * 1995-10-09 1999-08-24 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of producing the same
JP2975917B2 (ja) * 1998-02-06 1999-11-10 株式会社半導体プロセス研究所 半導体装置の製造方法及び半導体装置の製造装置
JP3426494B2 (ja) * 1998-04-02 2003-07-14 沖電気工業株式会社 半導体装置の製造方法
US6294473B1 (en) * 1998-06-03 2001-09-25 Rodel Holdings Inc. Method of polishing substrates comprising silicon dioxide and composition relating thereto
US6395651B1 (en) 1998-07-07 2002-05-28 Alliedsignal Simplified process for producing nanoporous silica
JP3248492B2 (ja) * 1998-08-14 2002-01-21 日本電気株式会社 半導体装置及びその製造方法
US6245690B1 (en) * 1998-11-04 2001-06-12 Applied Materials, Inc. Method of improving moisture resistance of low dielectric constant films
US6090707A (en) * 1999-09-02 2000-07-18 Micron Technology, Inc. Method of forming a conductive silicide layer on a silicon comprising substrate and method of forming a conductive silicide contact
US6449132B1 (en) 1999-10-05 2002-09-10 Seagate Technology Llc Dielectric gap material for magnetoresistive heads with conformal step coverage
US6576980B1 (en) 1999-11-30 2003-06-10 Agere Systems, Inc. Surface treatment anneal of hydrogenated silicon-oxy-carbide dielectric layer
WO2001057920A1 (en) * 2000-02-01 2001-08-09 Analog Devices, Inc. Process for wafer level treatment to reduce stiction and passivate micromachined surfaces and compounds used therefor
JP3944487B2 (ja) * 2000-04-11 2007-07-11 松下電器産業株式会社 半導体装置の製造装置
US7029826B2 (en) 2000-06-23 2006-04-18 Honeywell International Inc. Method to restore hydrophobicity in dielectric films and materials
US20060022581A1 (en) * 2002-10-07 2006-02-02 Koninklijke Philips Electronics N.V. Method for manufacturing a light emitting display
US7709371B2 (en) 2003-01-25 2010-05-04 Honeywell International Inc. Repairing damage to low-k dielectric materials using silylating agents
CN1742363B (zh) 2003-01-25 2010-10-13 霍尼韦尔国际公司 受损电介质材料和电介质膜的修复和恢复
US20040145030A1 (en) * 2003-01-28 2004-07-29 Meagley Robert P. Forming semiconductor structures
JP4588304B2 (ja) * 2003-08-12 2010-12-01 Ａｚエレクトロニックマテリアルズ株式会社 コーティング組成物、およびそれを用いて製造した低誘電シリカ質材料
US8475666B2 (en) 2004-09-15 2013-07-02 Honeywell International Inc. Method for making toughening agent materials
US7678712B2 (en) 2005-03-22 2010-03-16 Honeywell International, Inc. Vapor phase treatment of dielectric materials
US7500397B2 (en) 2007-02-15 2009-03-10 Air Products And Chemicals, Inc. Activated chemical process for enhancing material properties of dielectric films
JPWO2010064306A1 (ja) * 2008-12-03 2012-05-10 富士通株式会社 半導体装置の製造方法
CN102487004A (zh) * 2010-12-01 2012-06-06 中芯国际集成电路制造(上海)有限公司 利用化学气相淀积填充隔离槽的方法
CN103871961B (zh) * 2012-12-17 2017-08-25 中芯国际集成电路制造(上海)有限公司 互连结构及其制造方法
US8871639B2 (en) * 2013-01-04 2014-10-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices and methods of manufacture thereof
US10461406B2 (en) 2017-01-23 2019-10-29 Microsoft Technology Licensing, Llc Loop antenna with integrated proximity sensing

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4885262A (en) * 1989-03-08 1989-12-05 Intel Corporation Chemical modification of spin-on glass for improved performance in IC fabrication
DE3933908A1 (de) * 1989-10-11 1991-04-25 Telefunken Electronic Gmbh Verfahren zur herstellung einer integrierten mos-halbleiteranordnung
JPH03152957A (ja) * 1989-11-09 1991-06-28 Sony Corp 半導体装置の製造方法
DE4135810C2 (de) * 1990-10-30 2000-04-13 Mitsubishi Electric Corp Halbleitereinrichtung mit einem Zwischenschichtisolierfilm und Verfahren zu deren Herstellung
JP2640174B2 (ja) * 1990-10-30 1997-08-13 三菱電機株式会社 半導体装置およびその製造方法
US5219791A (en) * 1991-06-07 1993-06-15 Intel Corporation TEOS intermetal dielectric preclean for VIA formation
EP0560617A3 (en) * 1992-03-13 1993-11-24 Kawasaki Steel Co Method of manufacturing insulating film on semiconductor device and apparatus for carrying out the same
US5576247A (en) * 1992-07-31 1996-11-19 Matsushita Electric Industrial Co., Ltd. Thin layer forming method wherein hydrophobic molecular layers preventing a BPSG layer from absorbing moisture

Also Published As

Publication number Publication date
EP0643421A3 (de) 1995-05-24
EP0643421B1 (de) 2000-05-31
US5950101A (en) 1999-09-07
JPH0766287A (ja) 1995-03-10
US5723909A (en) 1998-03-03
CN1109216A (zh) 1995-09-27
KR0136685B1 (en) 1998-04-29
KR950007023A (ko) 1995-03-21
DE69424728D1 (de) 2000-07-06
CN1050694C (zh) 2000-03-22
EP0643421A2 (de) 1995-03-15

Similar Documents

Publication Publication Date Title
DE69413602D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69435205D1 (de) Dünne Halbleitervorrichtung und Herstellungsverfahren
DE69430511T2 (de) Halbleiteranordnung und Herstellungverfahren
DE69424728T2 (de) Halbleiteranordnung und zugehörige Herstellungsmethode
DE69323127D1 (de) Halbleitervorrichtung und Herstellungsverfahren
DE69527330T2 (de) Halbleiteranordnung und Herstellungsverfahren
DE69414208D1 (de) Optischer Halbleitervorrichtung und Herstellungsverfahren
KR960009110A (ko) 반도체 장치 및 그 제조방법
DE69435045D1 (de) Halbleiter-Anordnung und Herstellungsverfahren dafür
DE69522514D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69526539T2 (de) Halbleiteranordnung und Herstellungsverfahren
DE69525795D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE59601335D1 (de) Halbleiterbauelement und Herstellverfahren
DE69721411D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
KR960009107A (ko) 반도체장치와 그 제조방법
DE69325343D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE69430513D1 (de) Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren
KR960015900A (ko) 반도체 장치 및 그 제조방법
DE68928448T2 (de) Halbleitervorrichtung und Herstellungsverfahren
KR970004015A (ko) 반도체장치 및 그의 제조방법
DE69738012D1 (de) Halbleitervorrichtung und deren Herstellungsverfahren
DE69429906T2 (de) Halbleiterstruktur und Herstellungsverfahren
DE69420944D1 (de) Halbleitervorrichtung und herstellungsverfahren
KR960012313A (ko) 반도체 장치 및 그 제조방법
GB2285173B (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee