DE69624866T2 - Speicherschaltung für Texturmuster - Google Patents

Speicherschaltung für Texturmuster

Info

Publication number
DE69624866T2
DE69624866T2 DE69624866T DE69624866T DE69624866T2 DE 69624866 T2 DE69624866 T2 DE 69624866T2 DE 69624866 T DE69624866 T DE 69624866T DE 69624866 T DE69624866 T DE 69624866T DE 69624866 T2 DE69624866 T2 DE 69624866T2
Authority
DE
Germany
Prior art keywords
memory circuit
texture patterns
texture
patterns
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69624866T
Other languages
English (en)
Other versions
DE69624866D1 (de
Inventor
Toshiharu Hanaoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Application granted granted Critical
Publication of DE69624866D1 publication Critical patent/DE69624866D1/de
Publication of DE69624866T2 publication Critical patent/DE69624866T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/04—Texture mapping
DE69624866T 1995-05-24 1996-05-24 Speicherschaltung für Texturmuster Expired - Lifetime DE69624866T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP07125384A JP3081774B2 (ja) 1995-05-24 1995-05-24 テクスチャーパターンメモリ回路

Publications (2)

Publication Number Publication Date
DE69624866D1 DE69624866D1 (de) 2003-01-02
DE69624866T2 true DE69624866T2 (de) 2003-10-09

Family

ID=14908809

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69624866T Expired - Lifetime DE69624866T2 (de) 1995-05-24 1996-05-24 Speicherschaltung für Texturmuster

Country Status (4)

Country Link
US (1) US5877770A (de)
EP (1) EP0744712B1 (de)
JP (1) JP3081774B2 (de)
DE (1) DE69624866T2 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3586991B2 (ja) * 1996-08-30 2004-11-10 ソニー株式会社 テクスチャ・データ読出装置およびレンダリング装置
JP4182575B2 (ja) * 1998-11-09 2008-11-19 ソニー株式会社 記憶装置および画像データ処理装置
US6181352B1 (en) 1999-03-22 2001-01-30 Nvidia Corporation Graphics pipeline selectively providing multiple pixels or multiple textures
US6618048B1 (en) 1999-10-28 2003-09-09 Nintendo Co., Ltd. 3D graphics rendering system for performing Z value clamping in near-Z range to maximize scene resolution of visually important Z components
US6717577B1 (en) 1999-10-28 2004-04-06 Nintendo Co., Ltd. Vertex cache for 3D computer graphics
US7196710B1 (en) * 2000-08-23 2007-03-27 Nintendo Co., Ltd. Method and apparatus for buffering graphics data in a graphics system
US6811489B1 (en) 2000-08-23 2004-11-02 Nintendo Co., Ltd. Controller interface for a graphics system
US6636214B1 (en) 2000-08-23 2003-10-21 Nintendo Co., Ltd. Method and apparatus for dynamically reconfiguring the order of hidden surface processing based on rendering mode
US6937245B1 (en) * 2000-08-23 2005-08-30 Nintendo Co., Ltd. Graphics system with embedded frame buffer having reconfigurable pixel formats
US6980218B1 (en) * 2000-08-23 2005-12-27 Nintendo Co., Ltd. Method and apparatus for efficient generation of texture coordinate displacements for implementing emboss-style bump mapping in a graphics rendering system
US7538772B1 (en) * 2000-08-23 2009-05-26 Nintendo Co., Ltd. Graphics processing system with enhanced memory controller
US7576748B2 (en) * 2000-11-28 2009-08-18 Nintendo Co. Ltd. Graphics system with embedded frame butter having reconfigurable pixel formats
US6707458B1 (en) 2000-08-23 2004-03-16 Nintendo Co., Ltd. Method and apparatus for texture tiling in a graphics system
US6700586B1 (en) 2000-08-23 2004-03-02 Nintendo Co., Ltd. Low cost graphics with stitching processing hardware support for skeletal animation
US6756990B2 (en) * 2001-04-03 2004-06-29 Be Here Corporation Image filtering on 3D objects using 2D manifolds
JP3746211B2 (ja) 2001-08-03 2006-02-15 株式会社ソニー・コンピュータエンタテインメント 描画装置、描画方法、描画プログラム、描画プログラムを記録したコンピュータ読み取り可能な記録媒体、及びグラフィックスプロセッサ
US6819324B2 (en) * 2002-03-11 2004-11-16 Sun Microsystems, Inc. Memory interleaving technique for texture mapping in a graphics system
US7120311B2 (en) * 2002-06-28 2006-10-10 Microsoft Corporation Systems and methods for providing forward mapping with visibility for and resolution of accumulated samples
CN100527266C (zh) * 2004-03-15 2009-08-12 汤姆森许可贸易公司 获得预定的一组数据值的方法及使用该方法的设备
JP2005332195A (ja) 2004-05-19 2005-12-02 Sony Computer Entertainment Inc テクスチャユニット、画像描画装置、テクセル転送方法
JP5165188B2 (ja) 2004-05-25 2013-03-21 株式会社リブドゥコーポレーション 使用情報管理システム
US20060052287A1 (en) * 2004-08-18 2006-03-09 Procyte Corporation Polyethylene glycol - peptide copper complexes and compositions and methods related thereto
JP2007264866A (ja) * 2006-03-28 2007-10-11 Fujitsu Ltd グラフィックシステム、破線テクスチャ画像生成装置、及び、破線テクスチャ画像生成方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4435792A (en) * 1982-06-30 1984-03-06 Sun Microsystems, Inc. Raster memory manipulation apparatus
US4945495A (en) * 1987-10-21 1990-07-31 Daikin Industries, Ltd. Image memory write control apparatus and texture mapping apparatus
GB2267203B (en) * 1992-05-15 1997-03-19 Fujitsu Ltd Three-dimensional graphics drawing apparatus, and a memory apparatus to be used in texture mapping
JPH06309471A (ja) * 1993-04-20 1994-11-04 Fujitsu Ltd ３次元グラフィックス描画装置
US5606650A (en) * 1993-04-22 1997-02-25 Apple Computer, Inc. Method and apparatus for storage and retrieval of a texture map in a graphics display system
US5548709A (en) * 1994-03-07 1996-08-20 Silicon Graphics, Inc. Apparatus and method for integrating texture memory and interpolation logic in a computer system
US5596687A (en) * 1994-07-29 1997-01-21 David Sarnoff Research Center, Inc. Apparatus and method for addressing pixel values within an image pyramid using a recursive technique

Also Published As

Publication number Publication date
JPH08320946A (ja) 1996-12-03
EP0744712A3 (de) 1996-12-11
EP0744712A2 (de) 1996-11-27
DE69624866D1 (de) 2003-01-02
US5877770A (en) 1999-03-02
JP3081774B2 (ja) 2000-08-28
EP0744712B1 (de) 2002-11-20

Similar Documents

Publication Publication Date Title
DE69624866D1 (de) Speicherschaltung für Texturmuster
DE69525421D1 (de) Integrierte Speicherschaltungsanordnung
DE69614953D1 (de) Schaltungsanordnung
DE69626441D1 (de) Speicherentwurf für IC-Anschlüsse
DE69607773T2 (de) Schaltkreis
DE69636269D1 (de) Schaltkreis
DE69919045D1 (de) Spannungserhöhungsschaltung für Speicheranordnung
DE69630334D1 (de) Steckverbinder für gedruckte Schaltung
DE69832348D1 (de) Speicherschaltung
DE69616479D1 (de) Schaltungsanordnung
DE19680964T1 (de) Speichertestgerät
DE69616982D1 (de) Schaltungsanordnung
DE69616483D1 (de) Schaltungsanordnung
DE69617616T2 (de) Schaltungsanordnung
DE29515223U1 (de) Leiterplatte
DE69630427D1 (de) Bus-Halteschaltung
DE69832007D1 (de) Steuerschaltung für Computerspeicher
NO993614D0 (no) Minnekrets
DE29516161U1 (de) Leiterplatte
ATA75996A (de) Schaltungsanordnung
DE69622172T2 (de) Integrierte schaltungsanordnung
DE29516831U1 (de) Sparschaltung
KR960025382U (ko) 패턴 테스트장치
DE69616495D1 (de) Schaltungsanordnung
KR970019554U (ko) 캠셀 회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition