DE69730164D1 - Steuerung von speicherzugriffsanordnung in einem multiprozessorsystem - Google Patents

Steuerung von speicherzugriffsanordnung in einem multiprozessorsystem

Info

Publication number
DE69730164D1
DE69730164D1 DE69730164T DE69730164T DE69730164D1 DE 69730164 D1 DE69730164 D1 DE 69730164D1 DE 69730164 T DE69730164 T DE 69730164T DE 69730164 T DE69730164 T DE 69730164T DE 69730164 D1 DE69730164 D1 DE 69730164D1
Authority
DE
Germany
Prior art keywords
memory access
multiprocessor system
access arrangement
controlling memory
controlling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69730164T
Other languages
English (en)
Other versions
DE69730164T2 (de
Inventor
Millind Mittal
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE69730164D1 publication Critical patent/DE69730164D1/de
Application granted granted Critical
Publication of DE69730164T2 publication Critical patent/DE69730164T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
DE69730164T 1996-12-17 1997-12-12 Steuerung von speicherzugriffsanordnung in einem multiprozessorsystem Expired - Lifetime DE69730164T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US768775 1996-12-17
US08/768,775 US5860126A (en) 1996-12-17 1996-12-17 Controlling shared memory access ordering in a multi-processing system using an acquire/release consistency model
PCT/US1997/022876 WO1998027464A1 (en) 1996-12-17 1997-12-12 Controlling memory access ordering in a multi-processing system

Publications (2)

Publication Number Publication Date
DE69730164D1 true DE69730164D1 (de) 2004-09-09
DE69730164T2 DE69730164T2 (de) 2005-08-04

Family

ID=25083454

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69730164T Expired - Lifetime DE69730164T2 (de) 1996-12-17 1997-12-12 Steuerung von speicherzugriffsanordnung in einem multiprozessorsystem

Country Status (5)

Country Link
US (1) US5860126A (de)
EP (1) EP1008053B1 (de)
AU (1) AU5524198A (de)
DE (1) DE69730164T2 (de)
WO (1) WO1998027464A1 (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10177560A (ja) * 1996-12-17 1998-06-30 Ricoh Co Ltd 記憶装置
US6108757A (en) * 1997-02-28 2000-08-22 Lucent Technologies Inc. Method for locking a shared resource in multiprocessor system
US6173375B1 (en) * 1997-02-28 2001-01-09 Lucent Technologies Inc. Method for accessing a shared resource in a multiprocessor system
US6088772A (en) * 1997-06-13 2000-07-11 Intel Corporation Method and apparatus for improving system performance when reordering commands
US6185662B1 (en) 1997-12-22 2001-02-06 Nortel Networks Corporation High availability asynchronous computer system
US6088514A (en) * 1997-12-23 2000-07-11 Deltatrak, Inc. Environmental data logging system
US6587931B1 (en) * 1997-12-31 2003-07-01 Unisys Corporation Directory-based cache coherency system supporting multiple instruction processor and input/output caches
US6526481B1 (en) 1998-12-17 2003-02-25 Massachusetts Institute Of Technology Adaptive cache coherence protocols
US6636950B1 (en) * 1998-12-17 2003-10-21 Massachusetts Institute Of Technology Computer architecture for shared memory access
GB2345555A (en) * 1999-01-05 2000-07-12 Ibm Controlling device access in a network
EP1212683A4 (de) * 1999-04-28 2010-02-24 Richard L Foreman Umweltdatenregistrierunssystem
US6651088B1 (en) * 1999-07-20 2003-11-18 Hewlett-Packard Development Company, L.P. Method for reducing coherent misses in shared-memory multiprocessors utilizing lock-binding prefetchs
US6574749B1 (en) * 1999-10-29 2003-06-03 Nortel Networks Limited Reliable distributed shared memory
US6629214B1 (en) 1999-11-09 2003-09-30 International Business Machines Corporation Extended cache coherency protocol with a persistent “lock acquired” state
US6625701B1 (en) 1999-11-09 2003-09-23 International Business Machines Corporation Extended cache coherency protocol with a modified store instruction lock release indicator
US6629212B1 (en) * 1999-11-09 2003-09-30 International Business Machines Corporation High speed lock acquisition mechanism with time parameterized cache coherency states
US6678810B1 (en) 1999-12-30 2004-01-13 Intel Corporation MFENCE and LFENCE micro-architectural implementation method and system
US6594736B1 (en) 2000-08-15 2003-07-15 Src Computers, Inc. System and method for semaphore and atomic operation management in a multiprocessor
US6502170B2 (en) * 2000-12-15 2002-12-31 Intel Corporation Memory-to-memory compare/exchange instructions to support non-blocking synchronization schemes
US6948010B2 (en) * 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
CN1537275A (zh) * 2001-02-24 2004-10-13 �Ҵ���˾ 低等待时间存储器系统访问
US6766413B2 (en) 2001-03-01 2004-07-20 Stratus Technologies Bermuda Ltd. Systems and methods for caching with file-level granularity
US6874102B2 (en) * 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
DE10243446B4 (de) * 2002-09-19 2005-12-15 Celanese Chemicals Europe Gmbh Verfahren zur Herstellung von Aldehyden
US7814488B1 (en) * 2002-09-24 2010-10-12 Oracle America, Inc. Quickly reacquirable locks
CA2434280A1 (en) * 2003-07-03 2005-01-03 Zhong L. Wang Method and apparatus to guarantee type and initialization safety in multihreaded programs
US7529895B2 (en) * 2003-08-22 2009-05-05 International Business Machines Corporation Method for prefetching non-contiguous data structures
US8607241B2 (en) 2004-06-30 2013-12-10 Intel Corporation Compare and exchange operation using sleep-wakeup mechanism
US7454570B2 (en) * 2004-12-07 2008-11-18 International Business Machines Corporation Efficient memory update process for on-the-fly instruction translation for well behaved applications executing on a weakly-ordered processor
US7716403B2 (en) * 2005-09-30 2010-05-11 Rockwell Automation Technologies, Inc. Information technology integration with automation systems
WO2007083197A1 (en) * 2006-01-18 2007-07-26 Freescale Semiconductor Inc. Device having data sharing capabilities and a method for sharing data
US9336333B2 (en) * 2006-02-13 2016-05-10 Linkedin Corporation Searching and reference checking within social networks
US7949815B2 (en) 2006-09-27 2011-05-24 Intel Corporation Virtual heterogeneous channel for message passing
US7877659B2 (en) * 2006-10-30 2011-01-25 International Business Machines Corporation Memory model for functional verification of multi-processor systems
US8479166B2 (en) * 2008-08-25 2013-07-02 International Business Machines Corporation Detecting locking discipline violations on shared resources
US20100064280A1 (en) * 2008-09-09 2010-03-11 International Business Machines Corporation Systems and methods for implementing test applications for systems using locks
US8108584B2 (en) 2008-10-15 2012-01-31 Intel Corporation Use of completer knowledge of memory region ordering requirements to modify transaction attributes
US8832712B2 (en) * 2009-09-09 2014-09-09 Ati Technologies Ulc System and method for synchronizing threads using shared memory having different buffer portions for local and remote cores in a multi-processor system
US20110093745A1 (en) * 2009-10-20 2011-04-21 Aviad Zlotnick Systems and methods for implementing test applications for systems using locks
US8850166B2 (en) * 2010-02-18 2014-09-30 International Business Machines Corporation Load pair disjoint facility and instruction therefore
US8869155B2 (en) * 2010-11-12 2014-10-21 International Business Machines Corporation Increasing parallel program performance for irregular memory access problems with virtual data partitioning and hierarchical collectives
US9158592B2 (en) 2011-05-02 2015-10-13 Green Hills Software, Inc. System and method for time variant scheduling of affinity groups comprising processor core and address spaces on a synchronized multicore processor
US9501332B2 (en) * 2012-12-20 2016-11-22 Qualcomm Incorporated System and method to reset a lock indication
US9607682B1 (en) * 2016-03-28 2017-03-28 Amazon Technologies, Inc. Address decoding circuit
US20190318229A1 (en) * 2018-04-12 2019-10-17 Advanced Micro Devices, Inc. Method and system for hardware mapping inference pipelines

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168547A (en) * 1989-12-29 1992-12-01 Supercomputer Systems Limited Partnership Distributed architecture for input/output for a multiprocessor system
US5208914A (en) * 1989-12-29 1993-05-04 Superconductor Systems Limited Partnership Method and apparatus for non-sequential resource access
US5363498A (en) * 1990-02-09 1994-11-08 Hitachi, Ltd. Method of controlling shared data among computers
JP2511588B2 (ja) * 1990-09-03 1996-06-26 インターナショナル・ビジネス・マシーンズ・コーポレイション デ―タ処理ネットワ―ク、ロックを獲得させる方法及び直列化装置
EP0569605A1 (de) * 1992-05-06 1993-11-18 International Business Machines Corporation Verfahren zur Zugriffsverwaltung und -steuerung mehrerer Rechner auf gemeinsame Daten
US5623670A (en) * 1995-02-17 1997-04-22 Lucent Technologies Inc. Method and apparatus for crash safe enforcement of mutually exclusive access to shared resources in a multitasking computer system

Also Published As

Publication number Publication date
WO1998027464A1 (en) 1998-06-25
EP1008053A1 (de) 2000-06-14
EP1008053B1 (de) 2004-08-04
EP1008053A4 (de) 2001-12-19
DE69730164T2 (de) 2005-08-04
US5860126A (en) 1999-01-12
AU5524198A (en) 1998-07-15

Similar Documents

Publication Publication Date Title
DE69730164D1 (de) Steuerung von speicherzugriffsanordnung in einem multiprozessorsystem
FI953204A0 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
DE69836437D1 (de) Speichersystem mit speichermodul mit einem speichermodul-steuerbaustein
DE60003387D1 (de) Direktspeicherzugriffssteuerung in einem rechnersystem
DE69427334D1 (de) Direktspeicherzugriffssteuerung
DE69827714D1 (de) Assoziativspeichersystem
DE69724354D1 (de) Ein Mehrprozessorrechnersystem mit lokalen und globalen Adressräumen und mehreren Zugriffsmoden
DE69634182D1 (de) Direktspeicherzugriffssteuerung mit programmierbarer Zeitsteuerung
DE69803860T2 (de) Direktspeicherzugriffseinheit
DE69323861T2 (de) Multiprozessorsystem mit gemeinsamem Speicher
DE69708188T2 (de) Speichersteuerungseinheit
DE69514165D1 (de) Mehrstufige Cache-Speicheranordnung
DE69528329D1 (de) EEPROM-Speicherzelle
DE69325137T2 (de) Arbeitsspeicherverwaltung in Bildsystemen
DE69617404T2 (de) Durchführung von spekulativen systemspeicherauslesen
DE69427512D1 (de) Direktspeicherzugriffssteuerung
DE69406628D1 (de) Zugangskontrollsystem
DE69616626D1 (de) Direktspeicherzugriffssteuerung
DE69422453D1 (de) Doppelzugriffspeicher
DE69615831T2 (de) Speicherverwaltung
DE69726210D1 (de) Direktspeicherzugriffssteuerwerk
FR2748595B1 (fr) Memoire a acces parallele
DE69533499D1 (de) Speichersteuerungssystem zum Verhindern von Überschreiben in einem betimmten Speicherbereich
DE9319568U1 (de) Zugangskontrollanlage
ATA177295A (de) Schichtspeicheranlage

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: HEYER, V., DIPL.-PHYS. DR.RER.NAT., PAT.-ANW., 806