DE69838695D1 - System und Verfahren zur Verstärkung einer Anschlussfläche - Google Patents
System und Verfahren zur Verstärkung einer AnschlussflächeInfo
- Publication number
- DE69838695D1 DE69838695D1 DE69838695T DE69838695T DE69838695D1 DE 69838695 D1 DE69838695 D1 DE 69838695D1 DE 69838695 T DE69838695 T DE 69838695T DE 69838695 T DE69838695 T DE 69838695T DE 69838695 D1 DE69838695 D1 DE 69838695D1
- Authority
- DE
- Germany
- Prior art keywords
- reinforcing
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
- H01L2224/05089—Disposition of the additional element
- H01L2224/05093—Disposition of the additional element of a plurality of vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49149—Assembling terminal to base by metal fusion bonding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24479—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness
- Y10T428/24521—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness with component conforming to contour of nonplanar surface
- Y10T428/24529—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness with component conforming to contour of nonplanar surface and conforming component on an opposite nonplanar surface
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24479—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness
- Y10T428/24521—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness with component conforming to contour of nonplanar surface
- Y10T428/24545—Containing metal or metal compound
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/847,239 US6143396A (en) | 1997-05-01 | 1997-05-01 | System and method for reinforcing a bond pad |
US847239 | 1997-05-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69838695D1 true DE69838695D1 (de) | 2007-12-27 |
DE69838695T2 DE69838695T2 (de) | 2008-10-30 |
Family
ID=25300153
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69838695T Expired - Lifetime DE69838695T2 (de) | 1997-05-01 | 1998-04-30 | System und Verfahren zur Verstärkung einer Anschlussfläche |
Country Status (7)
Country | Link |
---|---|
US (2) | US6143396A (de) |
EP (1) | EP0875934B1 (de) |
JP (1) | JPH1154544A (de) |
KR (1) | KR100567298B1 (de) |
DE (1) | DE69838695T2 (de) |
SG (1) | SG115319A1 (de) |
TW (1) | TW370710B (de) |
Families Citing this family (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999038204A1 (fr) * | 1998-01-23 | 1999-07-29 | Rohm Co., Ltd. | Interconnexion damasquinee et dispositif a semi-conducteur |
US6232662B1 (en) * | 1998-07-14 | 2001-05-15 | Texas Instruments Incorporated | System and method for bonding over active integrated circuits |
US6037668A (en) * | 1998-11-13 | 2000-03-14 | Motorola, Inc. | Integrated circuit having a support structure |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US6191023B1 (en) * | 1999-11-18 | 2001-02-20 | Taiwan Semiconductor Manufacturing Company | Method of improving copper pad adhesion |
US6198170B1 (en) | 1999-12-16 | 2001-03-06 | Conexant Systems, Inc. | Bonding pad and support structure and method for their fabrication |
KR100358567B1 (ko) * | 1999-12-28 | 2002-10-25 | 주식회사 하이닉스반도체 | 반도체소자의 제조방법 |
KR100324341B1 (ko) * | 2000-02-15 | 2002-02-16 | 박종섭 | 반도체 장치의 패드 형성방법 |
US6495917B1 (en) * | 2000-03-17 | 2002-12-17 | International Business Machines Corporation | Method and structure of column interconnect |
EP1275152A2 (de) * | 2000-04-12 | 2003-01-15 | Koninklijke Philips Electronics N.V. | Bondpad in halbleitervorrichtung |
KR100388220B1 (ko) * | 2000-10-17 | 2003-06-19 | 주식회사 하이닉스반도체 | 반도체장치의 패드부 구조 |
US6552433B1 (en) * | 2001-05-17 | 2003-04-22 | Taiwan Semiconductor Manufacturing Company | Bond pads using mesh pattern via structures for protecting devices/circuits under I/O pads |
FR2824954A1 (fr) * | 2001-05-18 | 2002-11-22 | St Microelectronics Sa | Plot de connexion d'un circuit integre |
US20020195723A1 (en) * | 2001-06-25 | 2002-12-26 | Daniel Collette | Bond pad structure |
JP2003136623A (ja) * | 2001-08-22 | 2003-05-14 | Tdk Corp | モジュール部品、コア基板要素集合体、多層基板、コア基板要素集合体の製造方法、多層基板の製造方法、及びモジュール部品の製造方法 |
US6864166B1 (en) | 2001-08-29 | 2005-03-08 | Micron Technology, Inc. | Method of manufacturing wire bonded microelectronic device assemblies |
SG117395A1 (en) | 2001-08-29 | 2005-12-29 | Micron Technology Inc | Wire bonded microelectronic device assemblies and methods of manufacturing same |
US6678950B1 (en) * | 2001-11-01 | 2004-01-20 | Lsi Logic Corporation | Method for forming a bonding pad on a substrate |
US20030127716A1 (en) * | 2002-01-09 | 2003-07-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Single layer wiring bond pad with optimum AL film thickness in Cu/FSG process for devices under pads |
KR100416614B1 (ko) * | 2002-03-20 | 2004-02-05 | 삼성전자주식회사 | 본딩패드 하부구조를 보강하기 위한 반도체 소자 및 그제조방법 |
TW539621B (en) * | 2002-04-03 | 2003-07-01 | Benq Corp | Ink jet printer with independent driving circuit for preheat and heat maintance |
US6784556B2 (en) * | 2002-04-19 | 2004-08-31 | Kulicke & Soffa Investments, Inc. | Design of interconnection pads with separated probing and wire bonding regions |
US6909196B2 (en) * | 2002-06-21 | 2005-06-21 | Micron Technology, Inc. | Method and structures for reduced parasitic capacitance in integrated circuit metallizations |
JP2004095916A (ja) * | 2002-08-30 | 2004-03-25 | Fujitsu Ltd | 半導体装置及びその製造方法 |
US7692315B2 (en) * | 2002-08-30 | 2010-04-06 | Fujitsu Microelectronics Limited | Semiconductor device and method for manufacturing the same |
US6908841B2 (en) * | 2002-09-20 | 2005-06-21 | Infineon Technologies Ag | Support structures for wirebond regions of contact pads over low modulus materials |
US7288845B2 (en) * | 2002-10-15 | 2007-10-30 | Marvell Semiconductor, Inc. | Fabrication of wire bond pads over underlying active devices, passive devices and/or dielectric layers in integrated circuits |
KR100448344B1 (ko) * | 2002-10-22 | 2004-09-13 | 삼성전자주식회사 | 웨이퍼 레벨 칩 스케일 패키지 제조 방법 |
JP4170103B2 (ja) * | 2003-01-30 | 2008-10-22 | Necエレクトロニクス株式会社 | 半導体装置、および半導体装置の製造方法 |
US6963138B2 (en) * | 2003-02-03 | 2005-11-08 | Lsi Logic Corporation | Dielectric stack |
US6982493B2 (en) | 2003-04-03 | 2006-01-03 | International Business Machines Corporation | Wedgebond pads having a nonplanar surface structure |
US6864578B2 (en) * | 2003-04-03 | 2005-03-08 | International Business Machines Corporation | Internally reinforced bond pads |
US6798035B1 (en) * | 2003-06-20 | 2004-09-28 | Lsi Logic Corporation | Bonding pad for low k dielectric |
JP2005085939A (ja) * | 2003-09-08 | 2005-03-31 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP4579621B2 (ja) * | 2003-09-26 | 2010-11-10 | パナソニック株式会社 | 半導体装置 |
CN1601735B (zh) * | 2003-09-26 | 2010-06-23 | 松下电器产业株式会社 | 半导体器件及其制造方法 |
US6960836B2 (en) * | 2003-09-30 | 2005-11-01 | Agere Systems, Inc. | Reinforced bond pad |
US7067902B2 (en) * | 2003-12-02 | 2006-06-27 | International Business Machines Corporation | Building metal pillars in a chip for structure support |
EP1695384A2 (de) * | 2003-12-10 | 2006-08-30 | Philips Intellectual Property & Standards GmbH | Drahtbondierte halbleiterkomponente mit verstärkter innenverbindungsmetallisierung |
CN100466236C (zh) * | 2003-12-29 | 2009-03-04 | 旺宏电子股份有限公司 | 半导体元件的结构 |
JP4938983B2 (ja) * | 2004-01-22 | 2012-05-23 | 川崎マイクロエレクトロニクス株式会社 | 半導体集積回路 |
US7629689B2 (en) * | 2004-01-22 | 2009-12-08 | Kawasaki Microelectronics, Inc. | Semiconductor integrated circuit having connection pads over active elements |
JP4913329B2 (ja) * | 2004-02-09 | 2012-04-11 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2007019128A (ja) * | 2005-07-06 | 2007-01-25 | Sony Corp | 半導体装置 |
JP4957013B2 (ja) * | 2006-02-24 | 2012-06-20 | 凸版印刷株式会社 | 半導体素子搭載用基板 |
DE102006046182B4 (de) * | 2006-09-29 | 2010-11-11 | Infineon Technologies Ag | Halbleiterelement mit einer Stützstruktur sowie Herstellungsverfahren |
US8569876B2 (en) | 2006-11-22 | 2013-10-29 | Tessera, Inc. | Packaged semiconductor chips with array |
US7791199B2 (en) * | 2006-11-22 | 2010-09-07 | Tessera, Inc. | Packaged semiconductor chips |
US8405196B2 (en) * | 2007-03-05 | 2013-03-26 | DigitalOptics Corporation Europe Limited | Chips having rear contacts connected by through vias to front contacts |
DE102007011126B4 (de) * | 2007-03-07 | 2009-08-27 | Austriamicrosystems Ag | Halbleiterbauelement mit Anschlusskontaktfläche |
JP2008258258A (ja) * | 2007-04-02 | 2008-10-23 | Sanyo Electric Co Ltd | 半導体装置 |
US8183151B2 (en) | 2007-05-04 | 2012-05-22 | Micron Technology, Inc. | Methods of forming conductive vias through substrates, and structures and assemblies resulting therefrom |
JP4522435B2 (ja) * | 2007-06-05 | 2010-08-11 | 富士通テン株式会社 | 高周波回路装置、及びレーダ装置 |
US7919839B2 (en) * | 2007-07-24 | 2011-04-05 | Northrop Grumman Systems Corporation | Support structures for on-wafer testing of wafer-level packages and multiple wafer stacked structures |
WO2009013678A2 (en) | 2007-07-26 | 2009-01-29 | Nxp B.V. | Reinforced structure for a stack of layers in a semiconductor component |
JP2010535411A (ja) | 2007-07-30 | 2010-11-18 | エヌエックスピー ビー ヴィ | 応力緩衝半導体コンポーネント |
KR101538648B1 (ko) | 2007-07-31 | 2015-07-22 | 인벤사스 코포레이션 | 실리콘 쓰루 비아를 사용하는 반도체 패키지 공정 |
US20090079082A1 (en) * | 2007-09-24 | 2009-03-26 | Yong Liu | Bonding pad structure allowing wire bonding over an active area in a semiconductor die and method of manufacturing same |
FR2925980B1 (fr) * | 2007-12-28 | 2010-06-04 | St Microelectronics Sa | Plot de contact electrique |
JP4701264B2 (ja) * | 2008-04-18 | 2011-06-15 | ルネサスエレクトロニクス株式会社 | 半導体装置、および半導体装置の製造方法 |
KR20100060309A (ko) * | 2008-11-27 | 2010-06-07 | 주식회사 동부하이텍 | 반도체 소자 |
JP5452064B2 (ja) * | 2009-04-16 | 2014-03-26 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
FR2956927B1 (fr) * | 2010-02-26 | 2012-04-20 | Thales Sa | Membrane reflechissante deformable pour reflecteur reconfigurable, reflecteur d'antenne reconfigurable et antenne comportant une telle membrane |
DE102011107349B4 (de) | 2010-06-30 | 2016-05-12 | Micronas Gmbh | Bondkontaktstelle auf einem Halbleitersubstrat |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
US8796135B2 (en) | 2010-07-23 | 2014-08-05 | Tessera, Inc. | Microelectronic elements with rear contacts connected with via first or via middle structures |
US8610259B2 (en) | 2010-09-17 | 2013-12-17 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
KR101059490B1 (ko) * | 2010-11-15 | 2011-08-25 | 테세라 리써치 엘엘씨 | 임베드된 트레이스에 의해 구성된 전도성 패드 |
US8736066B2 (en) | 2010-12-02 | 2014-05-27 | Tessera, Inc. | Stacked microelectronic assemby with TSVS formed in stages and carrier above chip |
US8637968B2 (en) | 2010-12-02 | 2014-01-28 | Tessera, Inc. | Stacked microelectronic assembly having interposer connecting active chips |
US8587126B2 (en) | 2010-12-02 | 2013-11-19 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US8610264B2 (en) | 2010-12-08 | 2013-12-17 | Tessera, Inc. | Compliant interconnects in wafers |
RU2614643C9 (ru) | 2011-01-28 | 2017-10-09 | Кране & Ко., Инк | Маркированное лазером устройство |
US8802554B2 (en) * | 2011-02-15 | 2014-08-12 | Marvell World Trade Ltd. | Patterns of passivation material on bond pads and methods of manufacture thereof |
JP2014528850A (ja) | 2011-06-28 | 2014-10-30 | ビジュアル フィジクス エルエルシー | 低カール性又は無カール性光学フィルム−紙ラミネート |
US9064707B2 (en) | 2011-09-14 | 2015-06-23 | Micronas Gmbh | Bonding contact area on a semiconductor substrate |
RU2016144474A (ru) | 2011-09-26 | 2018-12-18 | Крейн Секьюрити Текнолоджис, Инк. | Способ изготовления композитной ленты и защитные средства, выполненные из композитной ленты |
JP5926988B2 (ja) * | 2012-03-08 | 2016-05-25 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
WO2013188518A1 (en) | 2012-06-13 | 2013-12-19 | Visual Physics, Llc | Micro-optic material with improved abrasion resistance |
US9768221B2 (en) * | 2013-06-27 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad structure layout for semiconductor device |
US10804153B2 (en) | 2014-06-16 | 2020-10-13 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method to minimize stress on stack via |
US9768134B2 (en) | 2015-01-29 | 2017-09-19 | Micron Technology, Inc. | Methods of forming conductive materials on semiconductor devices, and methods of forming electrical interconnects |
US10896888B2 (en) * | 2018-03-15 | 2021-01-19 | Microchip Technology Incorporated | Integrated circuit (IC) device including a force mitigation system for reducing under-pad damage caused by wire bond |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3918148A (en) * | 1974-04-15 | 1975-11-11 | Ibm | Integrated circuit chip carrier and method for forming the same |
US4357203A (en) * | 1981-12-30 | 1982-11-02 | Rca Corporation | Plasma etching of polyimide |
US4572754A (en) * | 1984-05-21 | 1986-02-25 | Ctx Corporation | Method of making an electrically insulative substrate |
FR2591587A1 (fr) * | 1985-12-17 | 1987-06-19 | Saint Gobain Vitrage | Film organo-mineral depose sur un substrat en verre eventuellement revetu d'une ou plusieurs couches metalliques minces. |
JPS62251136A (ja) * | 1986-04-25 | 1987-10-31 | 三菱樹脂株式会社 | 金属複合積層板 |
JPS6465895A (en) * | 1987-09-07 | 1989-03-13 | Hitachi Cable | Mesh-shaped metal core substrate |
US4882454A (en) * | 1988-02-12 | 1989-11-21 | Texas Instruments Incorporated | Thermal interface for a printed wiring board |
US4963697A (en) * | 1988-02-12 | 1990-10-16 | Texas Instruments Incorporated | Advanced polymers on metal printed wiring board |
JPH0797602B2 (ja) * | 1988-05-06 | 1995-10-18 | 日本電気株式会社 | 半導体集積回路装置 |
JPH0226039A (ja) * | 1988-07-14 | 1990-01-29 | Mitsubishi Electric Corp | 半導体装置 |
US5068714A (en) * | 1989-04-05 | 1991-11-26 | Robert Bosch Gmbh | Method of electrically and mechanically connecting a semiconductor to a substrate using an electrically conductive tacky adhesive and the device so made |
JP2598328B2 (ja) * | 1989-10-17 | 1997-04-09 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
US5085922A (en) * | 1990-05-22 | 1992-02-04 | Mitsubishi Denki Kabushiki Kaisha | Printed circuit board |
JP2543230B2 (ja) * | 1990-06-20 | 1996-10-16 | 松下電器産業株式会社 | 光学情報記録媒体 |
US5391516A (en) * | 1991-10-10 | 1995-02-21 | Martin Marietta Corp. | Method for enhancement of semiconductor device contact pads |
US5316976A (en) * | 1992-07-08 | 1994-05-31 | National Semiconductor Corporation | Crater prevention technique for semiconductor processing |
US5309025A (en) * | 1992-07-27 | 1994-05-03 | Sgs-Thomson Microelectronics, Inc. | Semiconductor bond pad structure and method |
US5274912A (en) * | 1992-09-01 | 1994-01-04 | Rogers Corporation | Method of manufacturing a multilayer circuit board |
JP3040267B2 (ja) * | 1992-10-23 | 2000-05-15 | 日本カーバイド工業株式会社 | 再帰反射性シートの製造方法 |
JPH06196603A (ja) * | 1992-12-23 | 1994-07-15 | Shinko Electric Ind Co Ltd | リードフレームの製造方法 |
US5278077A (en) * | 1993-03-10 | 1994-01-11 | Sharp Microelectronics Technology, Inc. | Pin-hole patch method for implanted dielectric layer |
US5561085A (en) * | 1994-12-19 | 1996-10-01 | Martin Marietta Corporation | Structure for protecting air bridges on semiconductor chips from damage |
JP3400164B2 (ja) * | 1995-01-23 | 2003-04-28 | 三井金属鉱業株式会社 | 多層プリント配線板およびその製造方法 |
US5703408A (en) * | 1995-04-10 | 1997-12-30 | United Microelectronics Corporation | Bonding pad structure and method thereof |
JPH08309926A (ja) * | 1995-05-17 | 1996-11-26 | Nitto Boseki Co Ltd | 積層板材及びそれから作製した織機の綜絖枠 |
US5777379A (en) * | 1995-08-18 | 1998-07-07 | Tessera, Inc. | Semiconductor assemblies with reinforced peripheral regions |
US5677230A (en) * | 1995-12-01 | 1997-10-14 | Motorola | Method of making wide bandgap semiconductor devices |
US5686762A (en) * | 1995-12-21 | 1997-11-11 | Micron Technology, Inc. | Semiconductor device with improved bond pads |
US5844523A (en) * | 1996-02-29 | 1998-12-01 | Minnesota Mining And Manufacturing Company | Electrical and electromagnetic apparatuses using laminated structures having thermoplastic elastomeric and conductive layers |
US5700735A (en) * | 1996-08-22 | 1997-12-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming bond pad structure for the via plug process |
US5792538A (en) * | 1997-02-28 | 1998-08-11 | Wea Manufacturing, Inc. | Playable optical picture disc |
SG72852A1 (en) * | 1997-08-15 | 2000-05-23 | Ricoh Kk | Optical recording medium and recording and reproducing method using the same |
-
1997
- 1997-05-01 US US08/847,239 patent/US6143396A/en not_active Expired - Lifetime
-
1998
- 1998-04-30 SG SG9800899A patent/SG115319A1/en unknown
- 1998-04-30 JP JP10158308A patent/JPH1154544A/ja active Pending
- 1998-04-30 EP EP98303365A patent/EP0875934B1/de not_active Expired - Lifetime
- 1998-04-30 DE DE69838695T patent/DE69838695T2/de not_active Expired - Lifetime
- 1998-04-30 KR KR1019980015484A patent/KR100567298B1/ko not_active IP Right Cessation
- 1998-05-15 TW TW087106650A patent/TW370710B/zh not_active IP Right Cessation
-
1999
- 1999-02-11 US US09/248,303 patent/US6625882B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR100567298B1 (ko) | 2006-05-25 |
US6143396A (en) | 2000-11-07 |
EP0875934A2 (de) | 1998-11-04 |
TW370710B (en) | 1999-09-21 |
US6625882B1 (en) | 2003-09-30 |
KR19980086680A (ko) | 1998-12-05 |
SG115319A1 (en) | 2005-10-28 |
JPH1154544A (ja) | 1999-02-26 |
DE69838695T2 (de) | 2008-10-30 |
EP0875934B1 (de) | 2007-11-14 |
EP0875934A3 (de) | 1999-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69838695D1 (de) | System und Verfahren zur Verstärkung einer Anschlussfläche | |
DE69724947D1 (de) | Rechnersystem und Verfahren zur Sicherung einer Datei | |
DE69816789D1 (de) | Verfahren und system zur gestengesteuerten optionsauswahl | |
DE69730734D1 (de) | Verfahren zur verstärkung einer flachanzeigetafel und dazu gehörige flachanzeigetafel | |
DE69726357D1 (de) | Stossstangenabdeckung und Verfahren zur Befestigung einer Stossstangenabdeckung | |
DE69734614D1 (de) | System und Verfahren zur Positionsbestimmung auf einer Oberfläche | |
DE69932003D1 (de) | System und Verfahren zur Kontrolle einer Netzwerkverbindung | |
DE69913584D1 (de) | Steuerungsgerät und Verfahren zur Bremssteuerung einer Mehrzahl von Rädern | |
DE69526825T2 (de) | Verfahren und System zur Routenauswahl | |
DE69530734D1 (de) | System und Verfahren zur Workflow-Verwaltung | |
DE69831341T2 (de) | System und verfahren für mobilunterstützte zulassungssteuerung | |
DE69734502D1 (de) | Multimediasystem zum Übertragen und Empfangen einer Programmnummer und Verfahren dafür | |
DE69831519T2 (de) | System und Verfahren zur Lageermittlung | |
DE59902679D1 (de) | Verfahren und vorrichtung zur de-sulfatierung einer katalysatoreinrichtung | |
DE69828863D1 (de) | Verfahren und System zur Aufbaukontrolle einer Mobilverbindung | |
DE69723817D1 (de) | Verfahren und system zur abgabe einer viskösen lösung | |
DE69800964T2 (de) | System und verfahren zur speicherrücksetzung einer fahrzeugsteuerung | |
DE69826249D1 (de) | Verfahren zur aktivierungssicherung einer v5 schnittstelle | |
DE69733087D1 (de) | Verfahren und vorrichtung zur scharfeinstellung einer halbleiterscheibe | |
DE69941839D1 (de) | System und verfahren zur überwachung einer verzweigungsleitung | |
DE69840593D1 (de) | Verfahren und einrichtung zur ausführung einer übertragungsverbinding | |
DE69941614D1 (de) | System und Verfahren zur Bereitstellung von verbesserten Anrufsmerkmalen für Paketnetzwerkbasierenden Gerät | |
DE69708964D1 (de) | Verfahren und System zur Detektierung einer Wagenlage | |
DE69629331D1 (de) | System und Verfahren zur Bereitstellung einer flexiblen Speicherhierarchie | |
DE69815337D1 (de) | Sytem und verfahren zur aufteilung einer zellularen umgebung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |