DE69908202D1 - Cache-Speicherkohärenzprotokoll mit einem Schwebezustand - Google Patents
Cache-Speicherkohärenzprotokoll mit einem SchwebezustandInfo
- Publication number
- DE69908202D1 DE69908202D1 DE69908202T DE69908202T DE69908202D1 DE 69908202 D1 DE69908202 D1 DE 69908202D1 DE 69908202 T DE69908202 T DE 69908202T DE 69908202 T DE69908202 T DE 69908202T DE 69908202 D1 DE69908202 D1 DE 69908202D1
- Authority
- DE
- Germany
- Prior art keywords
- floating
- cache coherency
- coherency protocol
- protocol
- cache
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
- G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/024,611 US6275908B1 (en) | 1998-02-17 | 1998-02-17 | Cache coherency protocol including an HR state |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69908202D1 true DE69908202D1 (de) | 2003-07-03 |
Family
ID=21821486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69908202T Expired - Lifetime DE69908202D1 (de) | 1998-02-17 | 1999-02-15 | Cache-Speicherkohärenzprotokoll mit einem Schwebezustand |
Country Status (8)
Country | Link |
---|---|
US (1) | US6275908B1 (de) |
EP (1) | EP0936556B1 (de) |
JP (1) | JP3286258B2 (de) |
KR (1) | KR100326632B1 (de) |
CN (1) | CN1153144C (de) |
DE (1) | DE69908202D1 (de) |
SG (1) | SG74703A1 (de) |
TW (1) | TW515951B (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6192451B1 (en) * | 1998-02-17 | 2001-02-20 | International Business Machines Corporation | Cache coherency protocol for a data processing system including a multi-level memory hierarchy |
US6345344B1 (en) * | 1999-11-09 | 2002-02-05 | International Business Machines Corporation | Cache allocation mechanism for modified-unsolicited cache state that modifies victimization priority bits |
US6374333B1 (en) * | 1999-11-09 | 2002-04-16 | International Business Machines Corporation | Cache coherency protocol in which a load instruction hint bit is employed to indicate deallocation of a modified cache line supplied by intervention |
US6349369B1 (en) * | 1999-11-09 | 2002-02-19 | International Business Machines Corporation | Protocol for transferring modified-unsolicited state during data intervention |
US6345343B1 (en) * | 1999-11-09 | 2002-02-05 | International Business Machines Corporation | Multiprocessor system bus protocol with command and snoop responses for modified-unsolicited cache state |
US6345342B1 (en) * | 1999-11-09 | 2002-02-05 | International Business Machines Corporation | Cache coherency protocol employing a read operation including a programmable flag to indicate deallocation of an intervened cache line |
US6934720B1 (en) * | 2001-08-04 | 2005-08-23 | Oracle International Corp. | Automatic invalidation of cached data |
US7216204B2 (en) * | 2001-08-27 | 2007-05-08 | Intel Corporation | Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment |
US8145844B2 (en) * | 2007-12-13 | 2012-03-27 | Arm Limited | Memory controller with write data cache and read data cache |
US9361394B2 (en) * | 2010-06-30 | 2016-06-07 | Oracle International Corporation | Response header invalidation |
KR20170051563A (ko) * | 2015-10-29 | 2017-05-12 | 에스케이하이닉스 주식회사 | 데이터 저장 장치 및 그것의 동작 방법 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4755930A (en) | 1985-06-27 | 1988-07-05 | Encore Computer Corporation | Hierarchical cache memory system and method |
JPH0680499B2 (ja) | 1989-01-13 | 1994-10-12 | インターナショナル・ビジネス・マシーンズ・コーポレーション | マルチプロセッサ・システムのキャッシュ制御システムおよび方法 |
US5119485A (en) * | 1989-05-15 | 1992-06-02 | Motorola, Inc. | Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation |
CA2051209C (en) | 1990-11-30 | 1996-05-07 | Pradeep S. Sindhu | Consistency protocols for shared memory multiprocessors |
US5428761A (en) * | 1992-03-12 | 1995-06-27 | Digital Equipment Corporation | System for achieving atomic non-sequential multi-word operations in shared memory |
US5319766A (en) * | 1992-04-24 | 1994-06-07 | Digital Equipment Corporation | Duplicate tag store for a processor having primary and backup cache memories in a multiprocessor computer system |
US5522057A (en) * | 1993-10-25 | 1996-05-28 | Intel Corporation | Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems |
US5671391A (en) * | 1994-01-10 | 1997-09-23 | Ncr Corporation | Coherent copyback protocol for multi-level cache memory systems |
US5588131A (en) * | 1994-03-09 | 1996-12-24 | Sun Microsystems, Inc. | System and method for a snooping and snarfing cache in a multiprocessor computer system |
CA2148186A1 (en) | 1994-05-04 | 1995-11-05 | Michael T. Jackson | Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system |
US5915262A (en) * | 1996-07-22 | 1999-06-22 | Advanced Micro Devices, Inc. | Cache system and method using tagged cache lines for matching cache strategy to I/O application |
US5900016A (en) * | 1997-04-02 | 1999-05-04 | Opti Inc. | System for using a cache memory with a write-back architecture |
US6192451B1 (en) * | 1998-02-17 | 2001-02-20 | International Business Machines Corporation | Cache coherency protocol for a data processing system including a multi-level memory hierarchy |
-
1998
- 1998-02-17 US US09/024,611 patent/US6275908B1/en not_active Expired - Fee Related
- 1998-07-13 TW TW087111337A patent/TW515951B/zh not_active IP Right Cessation
-
1999
- 1999-01-15 CN CNB991013077A patent/CN1153144C/zh not_active Expired - Fee Related
- 1999-02-03 JP JP02666999A patent/JP3286258B2/ja not_active Expired - Fee Related
- 1999-02-11 KR KR1019990004880A patent/KR100326632B1/ko not_active IP Right Cessation
- 1999-02-13 SG SG1999000593A patent/SG74703A1/en unknown
- 1999-02-15 DE DE69908202T patent/DE69908202D1/de not_active Expired - Lifetime
- 1999-02-15 EP EP99301066A patent/EP0936556B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN1153144C (zh) | 2004-06-09 |
EP0936556B1 (de) | 2003-05-28 |
TW515951B (en) | 2003-01-01 |
SG74703A1 (en) | 2000-08-22 |
JP3286258B2 (ja) | 2002-05-27 |
KR19990072596A (ko) | 1999-09-27 |
KR100326632B1 (ko) | 2002-03-02 |
US6275908B1 (en) | 2001-08-14 |
CN1226707A (zh) | 1999-08-25 |
JPH11272558A (ja) | 1999-10-08 |
EP0936556A2 (de) | 1999-08-18 |
EP0936556A3 (de) | 1999-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69934623D1 (de) | Cachespeicherkohärenzmechanismus | |
DE69900797D1 (de) | Cache-Speicherkohärenzprotokoll mit unabhängiger Implementierung von optimierten Cache-Speicheroperationen | |
DE69915462D1 (de) | Sehr leistungsstarker objektcache | |
DK1078278T3 (da) | Reflektorkredsløb | |
DE69939675D1 (de) | Autoscheinwerfer | |
DE69910860D1 (de) | Cache-Speicherkohärenzprotokoll mit Schwebe- (H) und vorigen (R) Zuständen | |
GB2344665B (en) | Cache memory | |
DK1418174T3 (da) | Amorf ritonavir | |
DE59901964D1 (de) | Wendestangenanordnung | |
DE69908202D1 (de) | Cache-Speicherkohärenzprotokoll mit einem Schwebezustand | |
DE69737116D1 (de) | Mehrstufiger Cachespeicher | |
DE69702096D1 (de) | Fliesskommaregisterspillcache | |
DE69634464D1 (de) | Cachespeicher | |
DE29809655U1 (de) | Strahler | |
ATA135199A (de) | Wasserrutschbahnen | |
DE19980350D2 (de) | Geschwindigkeitsoptimiertes Cachesystem | |
DE29805795U1 (de) | Schwimmende Teichfontäne | |
DE29804248U1 (de) | Scheinwerfer | |
DE29813242U1 (de) | Aggregatlager | |
DE59808264D1 (de) | Mehrprozessor-Steuervorrichtung | |
DE29813091U1 (de) | Schwimmkonstruktion | |
DK199801012A (da) | Justerbar tromme | |
FR2753734B1 (fr) | Corniche cache reseaux | |
DE29815800U1 (de) | Einstellbare Leuchte | |
NO984842L (no) | Svivel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |