EP0105724A2 - Data write arrangement for color graphic display unit - Google Patents

Data write arrangement for color graphic display unit Download PDF

Info

Publication number
EP0105724A2
EP0105724A2 EP83305876A EP83305876A EP0105724A2 EP 0105724 A2 EP0105724 A2 EP 0105724A2 EP 83305876 A EP83305876 A EP 83305876A EP 83305876 A EP83305876 A EP 83305876A EP 0105724 A2 EP0105724 A2 EP 0105724A2
Authority
EP
European Patent Office
Prior art keywords
data
color graphic
memory
memories
graphic memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP83305876A
Other languages
German (de)
French (fr)
Other versions
EP0105724A3 (en
EP0105724B1 (en
Inventor
Yoshiaki Ikeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fanuc Corp
Original Assignee
Fanuc Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fanuc Corp filed Critical Fanuc Corp
Publication of EP0105724A2 publication Critical patent/EP0105724A2/en
Publication of EP0105724A3 publication Critical patent/EP0105724A3/en
Application granted granted Critical
Publication of EP0105724B1 publication Critical patent/EP0105724B1/en
Expired legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/022Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes

Definitions

  • the present invention relates to a data write arrangement for a color graphic display unit.
  • a color graphic display unit is provided with a plurality of color graphic memories, each having storage areas corresponding to respective parts of a display screen, and the color or colors to be displayed are specified by a combination of data written into the memories at the same address. For example, in an ordinary color graphic display unit having red, green and blue color graphic memories, an area written into the red-color memory alone is displayed in red, and an area written into all the three memories is displayed in white. Therefore, according to a color it is desired to display, it may be necessary to write exactly the same data into two or more color graphic memories at the same address.
  • the plurality of color graphic memories have different address spaces and they are selected by decoding an address output of a microcomputer, so that only one color graphic memory can be accessed in one operation cycle of the microcomputer. This leads to the defect that much time is needed for writing the same data into two or more color graphic memories at the same address.
  • a data write arrangement for a color graphic display unit comprising a plurality of color graphic memories assigned the same address space, addressing means for addressing the space in the color graphic memories, data write means for outputting data to be written into the addressed space of at least one of the color graphic memories, and memory select means for selecting which one or more of the color graphic memories will receive said data.
  • An embodiment of the present invention provides a data write arrangement which permits data to be quickly written into color graphic memories.
  • a plurality of color graphic memories are assigned the same address space, and separately output data controls which one or more of the color graphic memories is or are to be written into.
  • a preferred embodiment of data write arrangement of the present invention is provided with a plurality of color graphic memories assigned the same address space, data write means for outputting an address signal specifying each address of the color graphic memories, a chip select address signal, data on the content to be written into and memory select data for selecting at. least one of the color graphic memories into which the data is written, a latch circuit for latching the memory select data, an address decoder for decoding the chip select address sign-. -al, and a chip select circuit for generating a chin select signal by logical processing of the outputs of the address decoder and latch circuit.
  • the data write means outputs the memory select data first and then the address signal and the data.
  • reference numeral 1 indicates a microcomputer; 2 and 3 designate its data and address buses; 4 to 6 identify memory parts; 41, 51 and 61 denote color graphic memories; 42, 52 and 62 represent bit operation circuits; 7 shows an address decoder; 8 refers to a memory selecting data latch circuit; 81 to 83 signify latch elements; 9 indicates a chip select circuit; and 91 to 93 designate AND circuits.
  • the color graphic memories 41, 51 and 61 each have storage areas corresponding to respective parts of a display surface, and data written in each memory is cyclically read out with a scanning address from a CRT controller (not shown) for input into a display (not shown).
  • the memories 41, 51 and 61 are usually formed by readable/writable semiconductor memories. In the present invention, the three color graphic memories 41, 51 and 61 are assigned the same address space. An address signal A which is applied to each memory is to specify each address therein. Further, chip select signals CS1 to CS3 are selectively provided from the chip select circuit 9 to the color graphic memories 41 to 51, permitting data to be written into the memory selected by the chip select signal.
  • the bit operation circuits 42, 52 and 62 each decide , by a signal from the microcomputer 1, whether data is written into the corresponding color graphic memory in units of bits or bytes; in the case of writing the data in units of bytes, the bit operation circuit writes, for example 8-bit data of the microcomputer 1 directly into the corresponding color graphic memory and, in the case of writing the data in units of bits, the bit operation circuit reads out 1-byte data from the corresponding color graphic memory at the concerned address thereof, modifies the data with 1-bit information from the microcomputer 1 and rewrites the modified data into the memory. Since this bit operation processing is completed in one operation cycle of the microcomputer in terms of software, even a minute modification of a picture can be quickly effected.
  • the microcomputer 1 constitutes data write means for the color graphic memories 41, 51 and 61, and it is connected to the memory parts 4 to 5 via the data bus 2 and the address bus 3.
  • the microcomputer 1 provides a chip select address signal to the address decoder 7 and a memory select data to the latch circuit 8.
  • the memory select data is one that specifies which one of the color graphic memories 41, 51 and 61 is written into. For instance, 1-bit information is assigned to each memory; when the information is a "1", data is written into the memory and when the information is a "0", the data is not written thereinto.
  • the latch elements 81, 82 and 83 set therein information on the memories 41, 51 and 61, respectively.
  • the address decoder 7 decodes address signals from the microcomputer 1 other than the address signal A. In the present embodiment, since the color graphic memories 41, 51 and 61 have the same address space, the address decoder 7 outputs a "1" even if any one of the color graphic memories 41, 51 and 61 is selected.
  • the chip select circuit 9 generates a chip select signal by logical processing of the outputs of the address decoder 7 and the memory select data latch circuit 8.
  • the chip select circuit 9 has such an arrangement, for example, as shown in Fig. 1, in which the AND circuits 91, 92 and 93 are provided respectively corresponding to the color graphic memories 41, 51 and 61, which are supplied at one input terminal with the outputs of the latch elements 81, 82 and 83, respectively, and at the other input terminals with the output of the address decoder 7.
  • the microcomputer 1 provides memory select data of the content (101) to the latch circuit 8 prior to data write, causing the latch elements 81 and 83 to have "1" outputs and the latch element 82 to have a "0" output. Then the microcomputer 1 generates an address signal which specifies the address to be written into, the data to be written into and a write cycle. In this case, since only the AND circuits 91 and 93 are held open, the chip select signals CS1 and CS3 are applied to the color graphic memories 41 and 61, and the color graphic memory 51 is not selected.
  • Fig. 2 shows, by way of example, signal waveforms occurring at respective parts of the arrangement in the case of the above write being performed in units of bits.
  • the bit operation circuits 41 and 51 generate a read cycle and a write cycle in the address effective period of the microcomputer 1.
  • the data from the microcomputer 1 includes information indicating how each bit is to be written into the color graphic memory, and the bit operation circuit write the data in accordance with the information.
  • the same address space is assigned to each of a plurality of color graphic memories, and one controls by separately output memory select data which one of the memories is to be written into. Accordingly, by outputting the memory select data prior to the transfer of the data to be written into, it is possible that, in the subsequent write cycles, the data is written into a plurality of color graphic memories in the same cycle. Thus the processing of writing the same data into a plurality of color graphic memories at the same address can be achieved in a shorter time than in the prior art.
  • a plurality of color graphic memories (41,51,61) are assigned the same address space, and are connected to a common data bus (X 1 ). It is determined by a separately output memory select data which one of the color graphic memories (41,51,61) is to be written into. In the case of writing the same data into two or more of the color graphic memories (41,51,61) at the same address, the color graphic memories to be written into are selected by the memory select data first and then the same data is written into the selected color graphic memories in the same write cycle.

Abstract

A plurality of color graphic memories (41,51,61) are assigned the same address space, and are connected to a common data bus (X1). It is determined by a separately output memory select data which one of the color graphic memories (41,51,61) is to be written into. In the case of writing the same data into two or more of the color graphic memories (41,51,61) at the same address, the color graphic memories to be written into are selected by the memory select data first and then the same data is written into the selected colour graphic memories in the same write cycle.

Description

  • The present invention relates to a data write arrangement for a color graphic display unit.
  • A color graphic display unit is provided with a plurality of color graphic memories, each having storage areas corresponding to respective parts of a display screen, and the color or colors to be displayed are specified by a combination of data written into the memories at the same address. For example, in an ordinary color graphic display unit having red, green and blue color graphic memories, an area written into the red-color memory alone is displayed in red, and an area written into all the three memories is displayed in white. Therefore, according to a color it is desired to display, it may be necessary to write exactly the same data into two or more color graphic memories at the same address. With the conventional color-graphic display unit, however, the plurality of color graphic memories have different address spaces and they are selected by decoding an address output of a microcomputer, so that only one color graphic memory can be accessed in one operation cycle of the microcomputer. This leads to the defect that much time is needed for writing the same data into two or more color graphic memories at the same address.
  • According to the present invention there is provided a data write arrangement for a color graphic display unit, comprising a plurality of color graphic memories assigned the same address space, addressing means for addressing the space in the color graphic memories, data write means for outputting data to be written into the addressed space of at least one of the color graphic memories, and memory select means for selecting which one or more of the color graphic memories will receive said data.
  • An embodiment of the present invention provides a data write arrangement which permits data to be quickly written into color graphic memories.
  • In accordance with the present invention, a plurality of color graphic memories are assigned the same address space, and separately output data controls which one or more of the color graphic memories is or are to be written into.
  • A preferred embodiment of data write arrangement of the present invention is provided with a plurality of color graphic memories assigned the same address space, data write means for outputting an address signal specifying each address of the color graphic memories, a chip select address signal, data on the content to be written into and memory select data for selecting at. least one of the color graphic memories into which the data is written, a latch circuit for latching the memory select data, an address decoder for decoding the chip select address sign-. -al, and a chip select circuit for generating a chin select signal by logical processing of the outputs of the address decoder and latch circuit. The data write means outputs the memory select data first and then the address signal and the data.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • Figs. 1A and B are block diagrams illustrating the principal part of an embodiment of a data write arrangement of the present invention;
    • Fig. 2 is a timing chart showing, by way of example, signal waveforms occurring at respective parts of the arrangement of Figs. 1A and B while in operation; and
    • Fig. 3 is a flowchart showing an example of processing of the microcomputer 1 in Figs. 1A and B.
  • In Figs. lA and B reference numeral 1 indicates a microcomputer; 2 and 3 designate its data and address buses; 4 to 6 identify memory parts; 41, 51 and 61 denote color graphic memories; 42, 52 and 62 represent bit operation circuits; 7 shows an address decoder; 8 refers to a memory selecting data latch circuit; 81 to 83 signify latch elements; 9 indicates a chip select circuit; and 91 to 93 designate AND circuits.
  • The color graphic memories 41, 51 and 61 each have storage areas corresponding to respective parts of a display surface, and data written in each memory is cyclically read out with a scanning address from a CRT controller (not shown) for input into a display (not shown). The memories 41, 51 and 61 are usually formed by readable/writable semiconductor memories. In the present invention, the three color graphic memories 41, 51 and 61 are assigned the same address space. An address signal A which is applied to each memory is to specify each address therein. Further, chip select signals CS1 to CS3 are selectively provided from the chip select circuit 9 to the color graphic memories 41 to 51, permitting data to be written into the memory selected by the chip select signal.
  • The bit operation circuits 42, 52 and 62 each decide , by a signal from the microcomputer 1, whether data is written into the corresponding color graphic memory in units of bits or bytes; in the case of writing the data in units of bytes, the bit operation circuit writes, for example 8-bit data of the microcomputer 1 directly into the corresponding color graphic memory and, in the case of writing the data in units of bits, the bit operation circuit reads out 1-byte data from the corresponding color graphic memory at the concerned address thereof, modifies the data with 1-bit information from the microcomputer 1 and rewrites the modified data into the memory. Since this bit operation processing is completed in one operation cycle of the microcomputer in terms of software, even a minute modification of a picture can be quickly effected.
  • The microcomputer 1 constitutes data write means for the color graphic memories 41, 51 and 61, and it is connected to the memory parts 4 to 5 via the data bus 2 and the address bus 3. The microcomputer 1 provides a chip select address signal to the address decoder 7 and a memory select data to the latch circuit 8. The memory select data is one that specifies which one of the color graphic memories 41, 51 and 61 is written into. For instance, 1-bit information is assigned to each memory; when the information is a "1", data is written into the memory and when the information is a "0", the data is not written thereinto. The latch elements 81, 82 and 83 set therein information on the memories 41, 51 and 61, respectively.
  • The address decoder 7 decodes address signals from the microcomputer 1 other than the address signal A. In the present embodiment, since the color graphic memories 41, 51 and 61 have the same address space, the address decoder 7 outputs a "1" even if any one of the color graphic memories 41, 51 and 61 is selected.
  • The chip select circuit 9 generates a chip select signal by logical processing of the outputs of the address decoder 7 and the memory select data latch circuit 8. The chip select circuit 9 has such an arrangement, for example, as shown in Fig. 1, in which the AND circuits 91, 92 and 93 are provided respectively corresponding to the color graphic memories 41, 51 and 61, which are supplied at one input terminal with the outputs of the latch elements 81, 82 and 83, respectively, and at the other input terminals with the output of the address decoder 7.
  • With the arrangement of Fig. 1, for instance, in the case of writing the same data into the color graphic memories 41 and 61 at the same address, the microcomputer 1 provides memory select data of the content (101) to the latch circuit 8 prior to data write, causing the latch elements 81 and 83 to have "1" outputs and the latch element 82 to have a "0" output. Then the microcomputer 1 generates an address signal which specifies the address to be written into, the data to be written into and a write cycle. In this case, since only the AND circuits 91 and 93 are held open, the chip select signals CS1 and CS3 are applied to the color graphic memories 41 and 61, and the color graphic memory 51 is not selected. Consequently, the same data is written into the color graphic memories 41 and 61 at the same address at the same time. Fig. 2 shows, by way of example, signal waveforms occurring at respective parts of the arrangement in the case of the above write being performed in units of bits. Because of the bitwise write, the bit operation circuits 41 and 51 generate a read cycle and a write cycle in the address effective period of the microcomputer 1. Incidentally, the data from the microcomputer 1 includes information indicating how each bit is to be written into the color graphic memory, and the bit operation circuit write the data in accordance with the information.
  • In the above example data is written into the color graphic memories 41 and 61 but, by modifying the memory select data, the data can simultaneously be written into a plurality of memories of other combination thereof and it can also be written into one of them. That is, as shown in the flowchart of Fig. 3, the microcomputer 1 decides the color of the graphic form to be displayed and, according to the decision result, writes a "1" or "0" into each of the latch elements 81 to 83, thereafter accessing the color graphic memories 41, 51 and 61. While the present invention has been described as being applied to the case of employing three color graphic memories, the invention is similarly applicable to the case of using two or more than three color graphic memories.
  • As has been described in the foregoing, according to the present embodiment, the same address space is assigned to each of a plurality of color graphic memories, and one controls by separately output memory select data which one of the memories is to be written into. Accordingly, by outputting the memory select data prior to the transfer of the data to be written into, it is possible that, in the subsequent write cycles, the data is written into a plurality of color graphic memories in the same cycle. Thus the processing of writing the same data into a plurality of color graphic memories at the same address can be achieved in a shorter time than in the prior art.
  • It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.
  • A plurality of color graphic memories (41,51,61) are assigned the same address space, and are connected to a common data bus (X1). It is determined by a separately output memory select data which one of the color graphic memories (41,51,61) is to be written into. In the case of writing the same data into two or more of the color graphic memories (41,51,61) at the same address, the color graphic memories to be written into are selected by the memory select data first and then the same data is written into the selected color graphic memories in the same write cycle.

Claims (5)

1. A data write arrangement for a color graphic display unit, comprising a plurality of color graphic memories assigned the same address space, addressing means for addressing the space in the color graphic memories, data write means for outputting data to be written into the addressed space of at least one of the color graphic memories, and memory select means for selecting which one or more of the color graphic memories will receive said data.
2. A data write arrangement according to claim 1, which is adapted and arranged such that in operation of the arrangement the memory select means outputs memory select data and then the addressing means and the data write means output an address signal and data respectively for the color graphic memories.
3. A data write arrangement according to claim 1 or 2, wherein the memory select means comprises a chip select circuit for generating a chip select signal by logical processing of outputs from a latch circuit for latching memory select data, and from an address decoder for decoding a chip select address signal.
4. A data write arrangement according to claims 1, 2 and 3 combined, wherein when the arrangement is in operation the memory select data, the memory address signal, the memory data and the chip select address signal are all generated from the same source.
5. A data write arrangement according to claim 4, wherein said source is a microcomputer.
EP19830305876 1982-09-29 1983-09-29 Data write arrangement for color graphic display unit Expired EP0105724B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP172461/82 1982-09-29
JP57172461A JPS5960488A (en) 1982-09-29 1982-09-29 Data writing unit for color graphic memory

Publications (3)

Publication Number Publication Date
EP0105724A2 true EP0105724A2 (en) 1984-04-18
EP0105724A3 EP0105724A3 (en) 1986-02-26
EP0105724B1 EP0105724B1 (en) 1990-02-14

Family

ID=15942419

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19830305876 Expired EP0105724B1 (en) 1982-09-29 1983-09-29 Data write arrangement for color graphic display unit

Country Status (3)

Country Link
EP (1) EP0105724B1 (en)
JP (1) JPS5960488A (en)
DE (1) DE3381222D1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0148564A2 (en) * 1983-11-29 1985-07-17 Tandy Corporation High resolution video graphics system
US4789963A (en) * 1983-09-21 1988-12-06 Fujitsu Limited Display control apparatus for controlling to write image data to a plurality of memory planes
US4811007A (en) * 1983-11-29 1989-03-07 Tandy Corporation High resolution video graphics system
US4823119A (en) * 1982-12-22 1989-04-18 Tokyo Shibaura Denki Kabushiki Kaisha Pattern write control circuit
EP0313789A1 (en) * 1987-10-26 1989-05-03 Tektronix, Inc. Method and apparatus for representing three-dimensional color data in a one-dimensional reference system

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0481534B1 (en) * 1984-07-23 1998-01-14 Texas Instruments Incorporated Video system
JPS63167393A (en) * 1986-12-29 1988-07-11 横河電機株式会社 Crt display device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4016544A (en) * 1974-06-20 1977-04-05 Tokyo Broadcasting System Inc. Memory write-in control system for color graphic display

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5368131A (en) * 1976-11-30 1978-06-17 Rikagaku Kenkyusho Devive for processing and displaying picture
JPS57181589A (en) * 1981-04-30 1982-11-09 Nippon Electric Co Color graphic display unit
JPS5936291A (en) * 1982-08-24 1984-02-28 シャープ株式会社 Crt display controller

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4016544A (en) * 1974-06-20 1977-04-05 Tokyo Broadcasting System Inc. Memory write-in control system for color graphic display

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4823119A (en) * 1982-12-22 1989-04-18 Tokyo Shibaura Denki Kabushiki Kaisha Pattern write control circuit
US4789963A (en) * 1983-09-21 1988-12-06 Fujitsu Limited Display control apparatus for controlling to write image data to a plurality of memory planes
EP0148564A2 (en) * 1983-11-29 1985-07-17 Tandy Corporation High resolution video graphics system
EP0148564A3 (en) * 1983-11-29 1988-02-10 Tandy Corporation High resolution video graphics system
US4811007A (en) * 1983-11-29 1989-03-07 Tandy Corporation High resolution video graphics system
EP0313789A1 (en) * 1987-10-26 1989-05-03 Tektronix, Inc. Method and apparatus for representing three-dimensional color data in a one-dimensional reference system

Also Published As

Publication number Publication date
EP0105724A3 (en) 1986-02-26
EP0105724B1 (en) 1990-02-14
DE3381222D1 (en) 1990-03-22
JPS5960488A (en) 1984-04-06

Similar Documents

Publication Publication Date Title
US4511965A (en) Video ram accessing system
US4236228A (en) Memory device for processing picture images data
JPS6318227B2 (en)
US5241663A (en) Hierarchically pairing memory blocks based upon relative storage capacities and simultaneously accessing each memory block within the paired memory blocks
US4689613A (en) Character and pattern display system
US4570222A (en) Information processor having information correcting function
US4908779A (en) Display pattern processing apparatus
US4620186A (en) Multi-bit write feature for video RAM
KR20000052501A (en) Image processing apparatus and image processing method
EP0105724B1 (en) Data write arrangement for color graphic display unit
US5422657A (en) Graphics memory architecture for multimode display system
US4677427A (en) Display control circuit
EP0093954A2 (en) Image display memory unit
EP0256838B1 (en) System for improving two-color display operations
EP0360530A2 (en) Programmable multi-format display controller
US5263141A (en) Microprocessor with an exclusive address terminal for selecting at least one part of a peripheral device
JPH10302054A (en) Frame buffer memory
EP0161319B1 (en) Apparatus for controlling writing and reading in relation to graphic memory
US4780708A (en) Display control system
EP0242139A2 (en) Display controller
JP2774715B2 (en) Dot matrix display device and method of writing to multiplex display RAM in the same
KR910006476Y1 (en) Rgb signal selecting circuit
JP2837461B2 (en) Access method of external character memory
JPH0418048Y2 (en)
KR950010847B1 (en) Read/write circuit for multiple control register

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19860725

17Q First examination report despatched

Effective date: 19880414

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3381222

Country of ref document: DE

Date of ref document: 19900322

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19910806

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19910910

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19920929

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19920929

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19930528

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

EUG Se: european patent has lapsed

Ref document number: 85100166.9

Effective date: 19920806

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19961004

Year of fee payment: 14

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980603