EP0410777A3 - Video graphics display memory swizzle logic circuit and method - Google Patents

Video graphics display memory swizzle logic circuit and method Download PDF

Info

Publication number
EP0410777A3
EP0410777A3 EP19900308245 EP90308245A EP0410777A3 EP 0410777 A3 EP0410777 A3 EP 0410777A3 EP 19900308245 EP19900308245 EP 19900308245 EP 90308245 A EP90308245 A EP 90308245A EP 0410777 A3 EP0410777 A3 EP 0410777A3
Authority
EP
European Patent Office
Prior art keywords
logic circuit
display memory
graphics display
video graphics
swizzle logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19900308245
Other versions
EP0410777B1 (en
EP0410777A2 (en
Inventor
Karl M. Guttach
Ian J. Sherlock
Richard D. Simpson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/387,568 external-priority patent/US5233690A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0410777A2 publication Critical patent/EP0410777A2/en
Publication of EP0410777A3 publication Critical patent/EP0410777A3/en
Application granted granted Critical
Publication of EP0410777B1 publication Critical patent/EP0410777B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory
EP19900308245 1989-07-28 1990-07-27 Video graphics display memory swizzle logic circuit and method Expired - Lifetime EP0410777B1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US38756789A 1989-07-28 1989-07-28
US387567 1989-07-28
US387568 1989-07-28
US07/387,568 US5233690A (en) 1989-07-28 1989-07-28 Video graphics display memory swizzle logic and expansion circuit and method

Publications (3)

Publication Number Publication Date
EP0410777A2 EP0410777A2 (en) 1991-01-30
EP0410777A3 true EP0410777A3 (en) 1992-10-28
EP0410777B1 EP0410777B1 (en) 1996-11-06

Family

ID=27011933

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19900308245 Expired - Lifetime EP0410777B1 (en) 1989-07-28 1990-07-27 Video graphics display memory swizzle logic circuit and method

Country Status (3)

Country Link
EP (1) EP0410777B1 (en)
JP (1) JP3085693B2 (en)
DE (1) DE69029065T2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8683182B2 (en) 1995-08-16 2014-03-25 Microunity Systems Engineering, Inc. System and apparatus for group floating-point inflate and deflate operations

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2067418C (en) * 1991-07-22 1998-05-19 Sung M. Choi Frame buffer organization and control for real-time image decompression
JPH0656546B2 (en) * 1991-07-22 1994-07-27 インターナショナル・ビジネス・マシーンズ・コーポレイション Image buffer
JP2561810B2 (en) * 1994-01-03 1996-12-11 インターナショナル・ビジネス・マシーンズ・コーポレイション Hardware-assisted pixel reformatting during bit boundary block transfers
US7203310B2 (en) * 2001-12-04 2007-04-10 Microsoft Corporation Methods and systems for cryptographically protecting secure content
US9035168B2 (en) 2011-12-21 2015-05-19 Sunpower Corporation Support for solar energy collectors
US10157060B2 (en) 2011-12-29 2018-12-18 Intel Corporation Method, device and system for control signaling in a data path module of a data stream processing engine
US10331583B2 (en) 2013-09-26 2019-06-25 Intel Corporation Executing distributed memory operations using processing elements connected by distributed channels
US11086816B2 (en) 2017-09-28 2021-08-10 Intel Corporation Processors, methods, and systems for debugging a configurable spatial accelerator
US11307873B2 (en) 2018-04-03 2022-04-19 Intel Corporation Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging
US11200186B2 (en) 2018-06-30 2021-12-14 Intel Corporation Apparatuses, methods, and systems for operations in a configurable spatial accelerator
US10853073B2 (en) 2018-06-30 2020-12-01 Intel Corporation Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator
US10891240B2 (en) 2018-06-30 2021-01-12 Intel Corporation Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
US10817291B2 (en) * 2019-03-30 2020-10-27 Intel Corporation Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator
US10915471B2 (en) 2019-03-30 2021-02-09 Intel Corporation Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator
US11037050B2 (en) 2019-06-29 2021-06-15 Intel Corporation Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0071744A2 (en) * 1981-08-12 1983-02-16 International Business Machines Corporation Method for operating a computing system to write text characters onto a graphics display
EP0279230A2 (en) * 1987-02-12 1988-08-24 International Business Machines Corporation Video adapter with improved data pathing
WO1988007235A1 (en) * 1987-03-16 1988-09-22 Fairchild Semiconductor Corporation Cellular addressing permutation bit map raster graphics architecture
US4807189A (en) * 1987-08-05 1989-02-21 Texas Instruments Incorporated Read/write memory having a multiple column select mode

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63104186A (en) * 1986-10-22 1988-05-09 Matsushita Electric Ind Co Ltd Picture enlarging device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0071744A2 (en) * 1981-08-12 1983-02-16 International Business Machines Corporation Method for operating a computing system to write text characters onto a graphics display
EP0279230A2 (en) * 1987-02-12 1988-08-24 International Business Machines Corporation Video adapter with improved data pathing
WO1988007235A1 (en) * 1987-03-16 1988-09-22 Fairchild Semiconductor Corporation Cellular addressing permutation bit map raster graphics architecture
US4807189A (en) * 1987-08-05 1989-02-21 Texas Instruments Incorporated Read/write memory having a multiple column select mode

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 12, no. 350 (P-760)20 September 1988 & JP-A-63 104 186 ( MATSUSHITA ELECTRIC IND. CO. LTD. ) 9 May 1988 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8683182B2 (en) 1995-08-16 2014-03-25 Microunity Systems Engineering, Inc. System and apparatus for group floating-point inflate and deflate operations
US8769248B2 (en) 1995-08-16 2014-07-01 Microunity Systems Engineering, Inc. System and apparatus for group floating-point inflate and deflate operations

Also Published As

Publication number Publication date
DE69029065D1 (en) 1996-12-12
JPH03156576A (en) 1991-07-04
DE69029065T2 (en) 1997-03-06
EP0410777B1 (en) 1996-11-06
EP0410777A2 (en) 1991-01-30
JP3085693B2 (en) 2000-09-11

Similar Documents

Publication Publication Date Title
EP0410777A3 (en) Video graphics display memory swizzle logic circuit and method
EP0521684A3 (en) Method and apparatus for providing shared off-screen memory
SG48191A1 (en) Memory card and method of operation
EP0300509A3 (en) Character and graphics data display apparatus having data compression capability
KR970003048B1 (en) Two dimensional pixel interpolation circuit and method for generating its pixel value
EP0412693A3 (en) Dynamic graphics arrangement for displaying spatial-time-series data
EP0463348A3 (en) Improved bistable dmd addressing circuit and method
EP0518554A3 (en) Method of substituting fonts and displaying characters
GB9216761D0 (en) Osd circuit for displaying advertising picture data
SG44604A1 (en) Circuit and method of interconnecting content addressable memory
EP0795251A4 (en) Memory utilization for video decoding and display with 3:2 pull-down
GB2285156B (en) Memory addressing method and memory device
TW424898U (en) Apparatus with computer and memory card
EP0497600A3 (en) Memory access method and apparatus
GB2105158B (en) Method and circuit for reducing flicker in interlaced video character displays
GB9409079D0 (en) Video/graphics memory system
EP0249293A3 (en) Processor-based data and/or graphics display apparatus
GB2234878B (en) Signal generator with display and memory card
EP0411548A3 (en) Memory efficient apparatus and method as for a picture in a picture display
HU9200053D0 (en) Displaying device and method
IL110753A0 (en) Advertising display method and apparatus
GB2286479B (en) High-persistence display circuit and method therefor
EP0519694A3 (en) Method for allocating off-screen display memory
GB9406141D0 (en) Video signal display apparatus and video signal processing circuit therefor
GB2259828B (en) On-screen displaying circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19930420

17Q First examination report despatched

Effective date: 19940629

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

ITF It: translation for a ep patent filed

Owner name: BARZANO' E ZANARDO ROMA S.P.A.

REF Corresponds to:

Ref document number: 69029065

Country of ref document: DE

Date of ref document: 19961212

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20060614

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20060616

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20060705

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20060731

Year of fee payment: 17

Ref country code: DE

Payment date: 20060731

Year of fee payment: 17

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20070727

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20080201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080201

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070727

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070727