EP0708406A2 - Integrated processor systems for portable information devices - Google Patents
Integrated processor systems for portable information devices Download PDFInfo
- Publication number
- EP0708406A2 EP0708406A2 EP95307245A EP95307245A EP0708406A2 EP 0708406 A2 EP0708406 A2 EP 0708406A2 EP 95307245 A EP95307245 A EP 95307245A EP 95307245 A EP95307245 A EP 95307245A EP 0708406 A2 EP0708406 A2 EP 0708406A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- clock
- power management
- bus
- controller
- recited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3215—Monitoring of peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/22—Means for limiting or controlling the pin/gate ratio
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- This invention relates to a computer system and more particularly to an integrated processor system embodied upon a single monolithic circuit having a clock control unit which appropriately clocks various circuits of the integrated processor system at programmable, distinct frequencies.
- PIDs personal information devices
- PCs pocket personal computers
- digital assistants test units, meters, etc.
- smart phone electronic calendars, organizers, booklets, etc.
- a pocket personal computer may be called upon to perform extensive data calculations involving data-intensive functions.
- a pocket personal computer may also require, for example, a detailed, object-oriented display requiring view-intensive functions.
- a smart phone may require voice-intensive functions, and not necessarily view and/or data-intensive functions. Therefore, an integrated processor system which is intended for use within of a wide range of PID applications must include the necessary subsystems to accommodate all three types of functionality.
- an integrated processor for PIDs must also operate at low power within a small package outline, and should preferably be available at a low cost.
- an effort to lower cost by reducing, for example, the pin-count of the integrated processor may require the elimination of certain desirable subsystems of the integrated processor, thus limiting functionality and/or performance.
- Power consumption may similarly be adversely affected by the incorporation of certain subsystems or by the requirement of a variety of differing crystal oscillator circuits to clock the various subsystems.
- Integrated processors for PIDs which achieve acceptable performance capabilities while maintaining wide versatility, small size, low power consumption, and low cost are largely unavailable.
- a high performance, versatile integrated processor is therefore desirable which is adaptable to data-intensive, view-intensive and/or voice-intensive PID applications.
- Such an integrated processor should additionally be characterized by small size, low power consumption, and low cost.
- the problems outlined above are in large part solved by a highly integrated, low-power integrated processor to be described herein.
- the integrated processor is fabricated on a single monolithic circuit and employs circuitry to accommodate data-intensive, view-intensive and voice-intensive requirements of modern-day PIDs.
- the integrated processor includes a CPU core, a memory controller, and a variety of peripheral devices to achieve versatility and high performance functionality.
- the integrated processor consumes less power by provision of a clock control unit including a plurality of phase-locked loops for generating clock signals of differing frequencies to appropriately clock the various subsystems of the integrated processor.
- the clock signals provided to the various subsystems by the clock control unit are derived from a single crystal oscillator input signal.
- a power management unit is further incorporated within the integrated processor to control the frequency and/or application of certain clock signals to the various subsystems, as well as to control other power management related functions.
- the pin-count of the integrated processor is finally minimized by allowing the selective multiplexing of certain external pins depending upon the desired functionality of the integrated processor.
- the external pins are allocated to an internal video controller, such as a CGA LCD controller.
- the external pins are allocated to provide an external interface to selected lines of a CPU local bus of the integrated processor.
- the external pins are allocated to provide an external interface to selected lines of a peripheral bus, such as an ISA-style bus, of the integrated processor. Wide versatility of the integrated processor is thereby advantageously achieved while minimizing the overall pin count of the integrated processor.
- the integrated processor system includes a CPU core and a memory controller connected to a CPU local bus.
- the integrated processor further includes a selected set of peripheral devices coupled to a peripheral interconnect bus including a bus interface unit, a programmable timer, a direct memory access (DMA) controller, an interrupt controller, a real time clock, a video controller, a parallel/serial port and a PCMCIA controller.
- the CPU core, bus interface unit, DMA controller, programmable timer, serial port and video controller are each clocked by a distinct clock signal generated by a clock control unit embodied within the integrated processor.
- the clock control unit produces clock signals of distinct frequencies which drive the above-mentioned subsystems.
- the clock control unit operates from a single oscillator crystal input.
- each frequency multiplier comprises a phase-locked loop circuit.
- the clock control unit synthesizes from the single input frequency multiple, distinct clock frequencies necessary to operate the various circuitry connected to the CPU local bus and peripheral interconnect bus.
- the multiple phase-locked loop circuits are controlled according to a predetermined power management algorithm set forth in a power management unit (PMU).
- the power management unit is coupled to receive signals indicative of system activity. During periods of inactivity or at user-defined times selectable by software, the PMU changes from one power management state to another. A change in power management state generally results in a change in the assertions of various enable signals provided from the power management unit to the clock control unit.
- the enable signals selectively control the enablement of the phase-locked loop circuits within the clock control unit and the gating of selected clock signals to conserve power.
- Fig. 1 is a block diagram of an integrated processor 10 including a variety of subsystems fabricated upon a single monolithic semiconductor substrate.
- integrated processor 10 includes a CPU core 14 coupled to a memory controller 16 via a CPU local bus 12.
- CPU core 14 is a data processing unit which implements a predetermined instruction set and, as defined herein, includes any central processing unit core having the basic features of, inter alia, an ALU, a control/timing unit, and various registers.
- Exemplary CPU cores include the core of an Am386SXLV microprocessor manufactured by Advanced Micro Devices, Inc.
- CPU core 14 as well as other subsystems of integrated processor 10 are preferably processed according to a complimentary metal oxide semiconductor (CMOS) technique.
- CMOS complimentary metal oxide semiconductor
- Memory controller 16 orchestrates the transfer of data between a system memory 18 and CPU local bus 12, and may employ relative addressing, indexed addressing and/or paged addressing techniques.
- memory controller 16 is configured to support either random access memory (DRAM or SRAM) or read only memory (ROM).
- Memory controller 16 preferably operates synchronously with CPU core 14 to ensure maximum transfer bandwidth to and from system memory 18 via CPU local bus 12, and may employ an EMS-compatible memory mapping system with page registers.
- Integrated processor 10 also includes a bus interface unit 22 coupled between CPU local bus 12 and a peripheral interconnect bus 20.
- Bus interface unit 22 is provided as an interface to control the transfer of data and address signals between CPU local bus 12 and peripheral interconnect bus 20.
- a variety of suitable configurations of bus interface unit 22 are well known.
- peripheral interconnect bus 20 is configured as an ISA (Industry Standard Architecture) style bus. It is understood, however, that peripheral interconnect bus 20 could be alternatively implemented in accordance with a variety of other bus configurations including, for example, an EISA (Extended Industry Standard Architecture) bus configuration or a PCI (Peripheral Component Interface) bus configuration.
- ISA Industry Standard Architecture
- PCI Peripheral Component Interface
- peripheral interconnect bus 20 Several AT-compatible peripheral devices are additionally incorporated within integrated processor 10. Specifically, a DMA controller 28, a timer 30, a parallel/serial port 32, a video controller 34, an interrupt controller 40, a real time clock (RTC) 41, and a PCMCIA controller 42 are illustratively coupled to peripheral interconnect bus 20.
- DMA controller 28 a timer 30, a parallel/serial port 32, a video controller 34, an interrupt controller 40, a real time clock (RTC) 41, and a PCMCIA controller 42 are illustratively coupled to peripheral interconnect bus 20.
- RTC real time clock
- DMA controller 28 is provided to independently control the transfer of data between system memory 18 and various I/O peripheral devices such as, for example, mass storage devices (i.e., disk drives, CD-ROM units, etc.) which may be externally coupled to integrated processor 10.
- DMA controller 28 is functionally compatible with a pair of cascade-coupled type Am8237A DMA controllers manufactured by Advanced Micro Devices, Inc.
- Timer 30 is provided to control general purpose timing functions such as one-shot functions and programmable rate functions.
- timer 30 is functionally compatible with a type 8253 programmable interval timer manufactured by Advanced Micro Devices, Inc.
- Parallel/serial port 32 includes both a parallel and a serial port.
- the parallel port is functionally compatible with a PS/2 parallel port and the serial port is functionally compatible with a type 16450 UART.
- Video controller 34 is provided to control an externally connected display unit such as a liquid crystal display (LCD).
- video controller 34 is configured as a CGA-compatible LCD controller.
- Interrupt controller 40 is provided to centrally sort, prioritize, and control interrupt signals generated by various interrupt sources.
- interrupt controller 40 is functionally compatible with a pair of cascade-coupled type 8259 interrupt controllers manufactured by Advanced Micro Devices, Inc.
- Real time clock 41 is provided to maintain time-keeping functions such as time-of-day, and may be implemented using a type 146818A compatible RTC.
- PCMCIA controller 42 is provided to accommodate externally connected PCMCIA-compatible expansion cards.
- Fig. 1 finally illustrates a power management unit (PMU) 24 and a clock control unit 26 within integrated processor 10.
- PMU power management unit
- clock control unit 26 is configured to generate a plurality of distinct clock signals for clocking various subsystems associated with integrated processor 10.
- clock control unit 26 generates a CPU clock for clocking CPU core 14, a peripheral bus clock signal for clocking bus interface unit 22, a UART clock signal for clocking the serial port of parallel/serial port 32, a CGA clock signal for clocking video controller 34, a timer clock signal for clocking timer 30, a keyboard clock signal for clocking an externally connected keyboard (not shown), and a DMA clock signal for clocking DMA controller 28.
- Clock control unit 26 derives these clock signals from a single clock reference signal labelled "CLOCK IN" which may be provided to integrated processor 10 from an external crystal oscillator circuit (not shown). It is noted that since only a single external crystal oscillator source is required to generate the clock signals necessary for all subsystems, overall power consumption may be substantially reduced (in comparison to a situation wherein multiple crystal oscillator circuits are employed).
- power management unit 24 is provided to manage the overall power consumed by a system employing integrated processor 10.
- power management unit 24 monitors various system activities and responsively generates a set of enable signals and a control signal labelled "CYCLE TYPE" which control the generation and application of various clock signals by clock control unit 26. Further details regarding clock control unit 26 as well as an exemplary embodiment of power management unit 24 are described next in conjunction with Figs. 2-4.
- Clock control unit 26 includes a frequency synthesizer adapted to receive a clock reference signal (i.e., CLOCK IN) of a given frequency and, in response to that signal, to generate a plurality of clock signals of dissimilar frequencies to clock various subsystems of integrated processor 10.
- the frequency synthesizer includes one or more frequency multipliers, one or more frequency dividers, or a combination of frequency multipliers and dividers.
- each frequency multiplier comprises a phase-locked loop.
- Fig. 2 illustrates first, second and third phase-locked loop circuits 92, 94 and 96, respectively.
- the frequency multiplication factor associated with the first phase-locked loop 92 can be dissimilar from the multiplication factors associated with the second phase-locked loop 94 and the third phase-locked loop 96.
- the multiplication factor of first phase-locked loop 92 is forty-five such that an input clock frequency of approximately 32 KHz, for example, is multiplied to produce an output from first phase-locked loop 92 of 1.474 MHz.
- Second phase-locked loop 94 is configured with, for example, a multiplication factor of twenty-five to increase the 1.474 MHz input frequency to 36.864 MHz.
- First divider 98 is a digital circuit employing one or more counting devices. Frequency dividers can be implemented using bi-stable multivibrators such as, for example, series-connected flip flops. In one embodiment, first divider 98 is associated with a divisor of fourteen, and thus an input signal to first divider 98 having a frequency of 36.864 MHz results in an output signal of approximately 2.63 MHz to be produced therefrom.
- the 2.63 MHz output signal from first divider 98 can be frequency multiplied by third phase-locked loop 96 in accordance with a programmable set of multiplication factors.
- the output of third phase-locked loop 96 noted as the programmable speed clock (PS CLK) can be set at various programmable clock frequencies.
- Software programmability of third phase-locked loop 96 is achieved through a configuration register 100 coupled to peripheral interconnect bus 20.
- third phase-locked loop 96 may be programmed to generate the programmable speed clock (PS CLK) at a frequency of either 40 MHz, 50 MHz, 66 MHz, or 80 MHz.
- Switching circuit 102 is also coupled to receive the output signal (LS CLK) from second phase-locked loop circuit 94.
- switching circuit 102 couples either the PS CLK signal or the LS CLK signal to a CPU clock switch 104 and to a second divider 106.
- the CPU TYPE signal indicates whether a current bus cycle on CPU local bus 12 is directed to a device residing on local bus 12 or to a device residing on peripheral interconnect bus 20.
- CPU clock switch 104 is an electronic switch capable of selectively gating the output signal PS/LS CLK from switching circuit 102 in response to an enable signal CPU CLK ENABLE from power management unit 24.
- the PS/CLK signal is provided as the CPU clock signal CPU CLK. If the (CPU CLK) ENABLE signal is deasserted, the CPU clock signal is gated off. As will be explained further below, the CPU clock signal may be gated off during certain power management states to conserve power.
- Second divider 106 is provided to generate the peripheral bus clock signal P. BUS CLK which clocks the bus interface unit 22 ( Figure 1).
- the peripheral bus clock signal controls the timing of cycles executed on peripheral interconnect bus 20 by bus interface unit 22.
- second divider 106 is associated with a divisor of two. It is noted that the control circuitry within bus interface unit 22 which is clocked by the peripheral bus clock signal and which drives peripheral interconnect bus 20 is active only during cycles involving slaves residing on peripheral interconnect bus 20. Accordingly, in accordance with switching circuit 102 as controlled by the CPU TYPE signal, master cycles executed by bus interface unit 22 on peripheral interconnect bus 20 are clocked by a signal which is one-half the frequency of the LS CLK signal. It is further noted that the CPU CLK signal is similarly scaled down in frequency (i.e., to the frequency of the LS CLK signal) during such cycles to conserve power.
- Fig. 2 further illustrates a set of phase-lock loop enable lines for selectively enabling the first, second, and third phase-lock loops 92-96 in response to corresponding enable signals from power management unit 24.
- a line 140 is provided to receive an enable signal to enable first phase-lock loop 92 and second phase-lock loop 94
- a second line 141 is provided to receive an enable signal to enable third phase-lock loop 96.
- Coupled between the line 143 which receives the CLOCK IN signal and the second phase-locked loop 94 is a first delay circuit 108 for providing a delay in enabling second phase-locked loop 94 after first phase-locked loop 92 is enabled.
- phase-locked loop circuits 92 and 94 For proper timed operation of phase-locked loop circuits 92 and 94, delay 108 is activated simultaneous with first phase-locked loop 92 by the low speed enable signal LS PLL ENABLE.
- the low speed enable signal is also forwarded to one input of gate 110 to delay-activate second phase-locked loop circuit 94.
- Activation of the third phase-locked loop circuit 96 is delayed in a similar manner by second delay circuit 112 for a period after which second phase-locked loop circuit 94 is enabled (i.e., if the corresponding enable signal at line 141 is also asserted).
- two of the enable signals sent from PMU 24 are used to enable first, second and third phase-locked loop circuits 92-96 in accordance with LS PLL and HS PLL ENABLE signals.
- a low speed clock LS CLK of, for example, 36.864 MHz is provided to various parallel-connected dividers denoted as third divider 114, fourth divider 116, fifth divider 118, sixth divider 120 and seventh divider 122.
- Each divider can have a dissimilar division factor from that of the other dividers such that, for example, third divider 114 is a divide-by-four necessary to reduce low-speed clock from, for example, 36.864 MHz to approximately 9.2 MHz to generate the keyboard clock signal.
- Fourth divider 116 can also be a divide-by-four divider to generate a 9.2 MHz DMA controller clock signal, whereas fifth divider 118 can, for example, be associated with a divisor of thirty-one to generate a 1.189 MHz timer clock signal.
- Sixth divider 120 can, for example, have a divide-by-twenty division factor to generate, for example, a 1.84 MHz UART clock signal.
- the DMA clock output from fourth divider 116 and the keyboard clock output from third divider 114 can be selectively enabled or disabled by a respective DMA clock switch 124 and keyboard clock switch 126.
- Keyboard clock enable (KEYBD CLK ENABLE) and DMA clock enable (DMA CLK ENABLE) are also provided from the power management unit 24 to selectively gate the respective clock during various power management states.
- the third phase-locked loop 96 can be turned off thereby completely deactivating the CPU clock as well as the peripheral bus clock.
- the first and second phase-locked loops 92, 94 can be deactivated upon deassertion of the enable signal at line 140, resulting not only in the turning off of the CPU and peripheral bus clocks, but also in the turning off of all other clocks generated by clock control unit 26.
- deassertion of the enable signal at line 140 can, according to one embodiment, turn off keyboard clock (KEYBD CLK), DMA clock (DMA CLK), timer clock (TIMER CLK), UART clock (UART CLK) and video clock (VIDEO CLK).
- KYBD CLK keyboard clock
- DMA CLK DMA clock
- TIMER CLK timer clock
- UART clock UART CLK
- VIDEO CLK video clock
- a third enable line 142 is shown coupled to an AND gate 130.
- An output from gate 130 enables a fourth phase-locked loop circuit 128 via a video enable signal (VID PLL ENABLE).
- Fourth phase-locked loop circuit 128, upon assertion of the video enable signal, increases the clocking frequency resulting from the output of seventh divider 122.
- the frequency from seventh divider 122 assuming an exemplary low-speed clock frequency of 36.864, is 2.048 MHz.
- fourth phase-locked loop circuit 128 multiplies the exemplary 2.048 MHz by, for example, a multiplication factor of fourteen to generate a 28.67 MHz signal.
- the exemplary output frequency of 28.67 MHz can then be divided by an eighth divider 132 having, for example, a divide-by-two division factor to generate a 14.746 MHz video clock signal. It is noted that enablement of the fourth phase-locked loop 128 is delayed by first circuit 108 in a manner similar to the enablement of second phase-locked loop 94.
- FIG. 3 a block diagram of one implementation of power management unit 24 is illustrated in further detail.
- Power management unit 24 is shown connected to peripheral interconnect bus 20 and clock control unit 26.
- power management unit 24 monitors various system activities and responsively generates the enable signals and CYCLE TYPE control signal which control the generation and application of the various clock signals synthesized by clock control unit 26. While the following description and accompanying drawings include details regarding one specific configuration of power management unit 24, it is understood that integrated processor 10 could alternatively employ a power management unit which operates in accordance with a variety of other specific power management algorithms.
- Power management unit 24 includes a power management state machine 356 which is configured to transition between a plurality of power management states depending upon the occurrence or non-occurrence of a variety of predetermined system events.
- Fig. 4 is a state transition diagram which depicts the states associated with power management state machine 356. Assertions of the various enable signals provided to clock control unit 26 are dependent upon the particular state of power management unit 356. Specific details follow.
- Power management unit 24 includes a system monitor 374 for monitoring selected signals (labelled "SYS. MONITOR SIGS.") indicative of predetermined system events. Examples of such events are I/O decodes to certain addresses, DMA requests, interrupts, and changes in status signals.
- Figs. 3 and 4 illustrate, according to one exemplary embodiment, five state-transition counters 362-370 and six power management states 480-490. The five counters are labeled: full speed counter 362, low speed counter 364, doze counter 366, sleep counter 368 and suspend counter 370; and the six power management states are labeled: full speed 480, low speed 482, doze 484, sleep 486, suspend 488 and off 490.
- each power management state drives the enable signals provided to clock control unit 26 in a predetermined manner (which may be programmable by the user or system designer).
- Each counter controls a time-out period which is associated with a corresponding power management state. The expiration of a given time-out period causes the power management state machine to transition to a lower power management state. For example, time-out expiration of full-speed counter 362 causes a transition from full speed state 480 to low speed state 482, and time-out expiration of low speed counter 364 causes a transition from low speed state 482 to doze state 484, and so on.
- each counter is reset upon the occurrence of any of the predetermined system events as detected by system monitor 374, and that detection of such causes power management state machine 356 to transition to full speed state 480. It is further noted that the time-out period associated with full-speed counter 362 is shorter than that of low speed counter 364, and that the time-out period associated with low speed counter 364 is shorter than that of doze counter 366, and so on. In the preferred embodiment, the time-out period associated with each counter may be programmed via decoder 360. A mask register 372 may further be set to mask the detection of selected system activities by system monitor 374. In addition, the state of power management state machine 356 may be directly varied via software control of power management state register 358.
- power management state machine 356 sequentially transitions to lower power management states. Upon occurrence of a monitored system event, state machine 356 results back to the full speed mode 480. It is understood that more than five or less than five counters could be employed within power management unit 24 depending upon the number of desired power management states. Figs. 2 and 3 illustrate, merely as an example, five counters and six power management states.
- System monitor 374 is further configured to employ bus "snooping" or monitoring techniques to determine whether a current cycle corresponds to an access to a peripheral residing upon peripheral interconnect bus 20. If system monitor 374 detects such a cycle, the CYCLE TYPE signal is driven such that the switching circuit 102 (Fig. 2) selects the LS CLK signal. During cycles confined to CPU local bus 12, the switching circuit 102 selects the PS CLK signal.
- the system monitor of power management unit 24 is finally configured to monitor signals DMA REQ and AEN associated with DMA controller 28 (Fig. 1) and to selectively assert a DMA clock enable signal (DMA CLK ENABLE) if either a DMA REQ (DMA request) signal or the AEN (address enable) signal is asserted.
- DMA CLK ENABLE a DMA clock enable signal
- the DMA CLK ENABLE signal controls the application of the DMA CLK signal to DMA controller 28 such that, if a DMA operation is not pending or occurring, the DMA CLK signal will be gated from DMA controller 28, regardless of the current state of power management state machine 356. Power is thereby conserved.
- Table I indicates the control of various clock signals by power management state machine 356 according to one exemplary embodiment during each operational state.
- Table I illustrates the effect of enable signals defined at various power management states, described above, upon various clock signals. It is thereby noted that the generation of certain clock signals may be programmable during various power management states as follows:
- CPU clock, DMA clock and internal system clocks run at reduced rates, which are programmable. It is noted that the CPU clock signal, the peripheral bus clock signal and the DMA clock signal may be reduced in frequency by selectably controllable divider circuitry within switches 104, 124 and second divider 106.
- the highest allowable CPU clock rate during low speed state is an exemplary 9.2 MHz.
- Dynamic switching to the high speed clock (PS CLK) is disallowed.
- the third phase-locked loop circuit 96 may be shut down in this mode, for additional power savings.
- the CPU clock (low and high speed) is stopped, along with the DMA clock and the peripheral bus clock.
- the video, keyboard and timer clocks are enabled by default, but may be programmably turned off. By allowing these clocks to run, an LCD display coupled to video controller 34 is allowed to continue refreshing, and it is possible for timer and keyboard interrupts to be generated.
- the sleep, suspend, and off states are similar in that the CPU clock, the peripheral bus clock, the DMA clock, and the keyboard clock are each off.
- the video clock as well as the UART clock may be programmed on or off.
- external power-control pins of the integrated processor 10 may be driven appropriately such that the power to external devices connected to integrator processor 10 may be removed. This control may also be programmable.
- clock control unit 26 may be accomplished in accordance with a variety of alternative power management algorithms.
- integrated processor 10 may employ a power management unit which operates in accordance with the power management algorithm described within the copending, commonly assigned patent application entitled "Power Management System for an Integrated Processor", by O'Brien, et al.; Serial No. 08/190,292, filed February 2, 1994. This application is incorporated herein by reference in its entirety.
- Fig. 5 a portion of internal circuitry within integrated processor 10 is illustrated which accommodates a user-defined external bus configuration option. Specifically, depending upon the particular PID environment in which integrated processor 10 is to be employed, the user can optionally select either a video controller mode (or "CGA mode"), a local bus mode, or an ISA (peripheral bus)bus mode.
- the circuitry of Fig. 5 includes a multiplexer 550 having three input ports and a single output port. One input port is connected to a selected set of lines 552 from video controller 34; another input port is connected to a selected set of peripheral interconnect bus lines 554; and yet another input port is connected to a selected set of CPU local bus output lines 556.
- Multiplexer 550 selects one set of lines, either lines 552, 554 or 556, to be coupled to external pins of integrated processor 10. Multiplexer 550 thereby supports an external bus configuration option whereby selected signals associated with either video controller 34, peripheral interconnect bus 20, or local bus 12 may be coupled to external pins of integrated processor 10. External local bus peripherals, external ISA bus peripherals, or an external CGA LCD display (with video RAM) may thereby be optionally supported depending upon the demands of a particular application.
- Multiplexer 550 is controlled by a control signal at lines 560 provided from a latch 566.
- Latch 566 latches the logic levels at a set of lines 562 and 564 upon the rising edge of a system reset signal.
- the logic levels of input lines 562 and 564 are determined by external passive pull-up or pull-down resistors coupled to respective power and ground potentials.
- a pull-up resistor 568 and a pull-down resistor 570 are coupled to input lines 562 and 564. Pull-up resistor 568 is thereby used to passively pull high line 562 while pull-down resistor passively pulls down line 562.
- the user may, to select a different external pin mode, connect a pull-down resistor (shown in phantom) at input line 562 and/or connect a pull-up resistor (shown in phantom) at input line 564.
- a pull-up or pull-down resistor By selectively connecting a pull-up or pull-down resistor at each input line, the system designer is able to optionally control the particular set of lines 552, 554, or 556 selected by multiplexer 550 to thereby control the functionality of the corresponding external pins of integrated processor 10.
- the pins connecting to lines 562 and 564 of latch 566 may be employed to accommodate other signals such as serial port signals RTS and DTR. In such a situation, the lines 562 and 564 are coupled in parallel to the RTS and DTR inputs of video controller 34.
- Such dual-purpose employment of the external pins of integrated processor 10 accommodates a further reduction in cost and size.
- the following table represents an exemplary set of signals which can be selectively provided to the external pins of integrated processor 10 via multiplexer 550.
- a group of additional predetermined lines of the internal ISA bus (peripheral bus 20) are permanently coupled to dedicated external pins of integrated processor 10 to support sixteen-bit external ISA transfers regardless of the particular mode selected via multiplexer 550.
- the set of lines 554 of the ISA bus (as defined in the above table) may be optionally coupled externally via multiplexer 550 to support yet a broader range of ISA functionality.
- DMA controller 28, timer 30, video controller 34, parallel/serial port 32, real time clock 41 and PCMCIA controller 42 could be alternatively connected to CPU local bus 12. It is intended that the following claims be interpreted to embrace all such variations and modifications.
Abstract
Description
- This invention relates to a computer system and more particularly to an integrated processor system embodied upon a single monolithic circuit having a clock control unit which appropriately clocks various circuits of the integrated processor system at programmable, distinct frequencies.
- Manufacturers have demonstrated an ability to place an increasing amount of circuitry upon a single monolithic semiconductor substrate or "chip". The advent of portable data processing systems, herein referred to as personal information devices ("PIDs"), has lead a push toward placing an even greater amount of circuitry on a single chip. As defined herein, PIDs include any portable CPU-based system, such as pocket personal computers (PCs), digital assistants (test units, meters, etc.), "smart" phones, and electronic calendars, organizers, booklets, etc.
- Functional demands of modern PIDs typically require that they be data-intensive, view-intensive and/or voice-intensive. For example, a pocket personal computer may be called upon to perform extensive data calculations involving data-intensive functions. Additionally, a pocket personal computer may also require, for example, a detailed, object-oriented display requiring view-intensive functions. On the other hand, a smart phone may require voice-intensive functions, and not necessarily view and/or data-intensive functions. Therefore, an integrated processor system which is intended for use within of a wide range of PID applications must include the necessary subsystems to accommodate all three types of functionality.
- In addition to the above technical features, an integrated processor for PIDs must also operate at low power within a small package outline, and should preferably be available at a low cost. Unfortunately, an effort to lower cost by reducing, for example, the pin-count of the integrated processor may require the elimination of certain desirable subsystems of the integrated processor, thus limiting functionality and/or performance. Power consumption may similarly be adversely affected by the incorporation of certain subsystems or by the requirement of a variety of differing crystal oscillator circuits to clock the various subsystems. Integrated processors for PIDs which achieve acceptable performance capabilities while maintaining wide versatility, small size, low power consumption, and low cost are largely unavailable.
- A high performance, versatile integrated processor is therefore desirable which is adaptable to data-intensive, view-intensive and/or voice-intensive PID applications. Such an integrated processor should additionally be characterized by small size, low power consumption, and low cost.
- The problems outlined above are in large part solved by a highly integrated, low-power integrated processor to be described herein. The integrated processor is fabricated on a single monolithic circuit and employs circuitry to accommodate data-intensive, view-intensive and voice-intensive requirements of modern-day PIDs. Importantly, the integrated processor includes a CPU core, a memory controller, and a variety of peripheral devices to achieve versatility and high performance functionality. The integrated processor consumes less power by provision of a clock control unit including a plurality of phase-locked loops for generating clock signals of differing frequencies to appropriately clock the various subsystems of the integrated processor. The clock signals provided to the various subsystems by the clock control unit are derived from a single crystal oscillator input signal. Since only one external crystal oscillator circuit is required, power consumption is substantially reduced. A power management unit is further incorporated within the integrated processor to control the frequency and/or application of certain clock signals to the various subsystems, as well as to control other power management related functions. The pin-count of the integrated processor is finally minimized by allowing the selective multiplexing of certain external pins depending upon the desired functionality of the integrated processor. In one user-defined mode, the external pins are allocated to an internal video controller, such as a CGA LCD controller. In another mode, the external pins are allocated to provide an external interface to selected lines of a CPU local bus of the integrated processor. In yet an additional mode, the external pins are allocated to provide an external interface to selected lines of a peripheral bus, such as an ISA-style bus, of the integrated processor. Wide versatility of the integrated processor is thereby advantageously achieved while minimizing the overall pin count of the integrated processor.
- In one embodiment, the integrated processor system includes a CPU core and a memory controller connected to a CPU local bus. The integrated processor further includes a selected set of peripheral devices coupled to a peripheral interconnect bus including a bus interface unit, a programmable timer, a direct memory access (DMA) controller, an interrupt controller, a real time clock, a video controller, a parallel/serial port and a PCMCIA controller. The CPU core, bus interface unit, DMA controller, programmable timer, serial port and video controller are each clocked by a distinct clock signal generated by a clock control unit embodied within the integrated processor. The clock control unit produces clock signals of distinct frequencies which drive the above-mentioned subsystems. The clock control unit operates from a single oscillator crystal input. Coupled to receive the single oscillator crystal input within the clock control unit is a frequency synthesizer including one or more frequency multipliers and dividers. According to a preferred embodiment, each frequency multiplier comprises a phase-locked loop circuit. The clock control unit synthesizes from the single input frequency multiple, distinct clock frequencies necessary to operate the various circuitry connected to the CPU local bus and peripheral interconnect bus.
- The multiple phase-locked loop circuits are controlled according to a predetermined power management algorithm set forth in a power management unit (PMU). The power management unit is coupled to receive signals indicative of system activity. During periods of inactivity or at user-defined times selectable by software, the PMU changes from one power management state to another. A change in power management state generally results in a change in the assertions of various enable signals provided from the power management unit to the clock control unit. The enable signals selectively control the enablement of the phase-locked loop circuits within the clock control unit and the gating of selected clock signals to conserve power.
- Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which, by way of example only:
- Fig. 1 is a block diagram of an integrated processor system including a CPU core, a memory controller, a variety of peripheral devices, a clock control unit, and a related power management unit embodied upon a single monolithic chip according to one embodiment of the present invention;
- Fig. 2 is a block diagram of a clock control unit and associated input/output signals according to one embodiment of the present invention; and
- Fig. 3 is a block diagram of a power management unit (PMU) and associated input/output signals according to one embodiment of the present invention;
- Fig. 4 is a state diagram depicting various power management states of the power management unit; and
- Fig. 5 is a multiplexing circuit employed within the integrated processor system to selectively control, by a user-defined pin option, the functionality of several external pins of the integrated processor.
- While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the scope of the appended claims.
- Turning now to the drawings, Fig. 1 is a block diagram of an integrated
processor 10 including a variety of subsystems fabricated upon a single monolithic semiconductor substrate. In the illustrated embodiment, integratedprocessor 10 includes aCPU core 14 coupled to amemory controller 16 via a CPUlocal bus 12.CPU core 14 is a data processing unit which implements a predetermined instruction set and, as defined herein, includes any central processing unit core having the basic features of, inter alia, an ALU, a control/timing unit, and various registers. Exemplary CPU cores include the core of an Am386SXLV microprocessor manufactured by Advanced Micro Devices, Inc.CPU core 14 as well as other subsystems of integratedprocessor 10 are preferably processed according to a complimentary metal oxide semiconductor (CMOS) technique. -
Memory controller 16 orchestrates the transfer of data between asystem memory 18 and CPUlocal bus 12, and may employ relative addressing, indexed addressing and/or paged addressing techniques. In one embodiment,memory controller 16 is configured to support either random access memory (DRAM or SRAM) or read only memory (ROM).Memory controller 16 preferably operates synchronously withCPU core 14 to ensure maximum transfer bandwidth to and fromsystem memory 18 via CPUlocal bus 12, and may employ an EMS-compatible memory mapping system with page registers. -
Integrated processor 10 also includes abus interface unit 22 coupled between CPUlocal bus 12 and aperipheral interconnect bus 20.Bus interface unit 22 is provided as an interface to control the transfer of data and address signals between CPUlocal bus 12 andperipheral interconnect bus 20. A variety of suitable configurations ofbus interface unit 22 are well known. - In a preferred embodiment,
peripheral interconnect bus 20 is configured as an ISA (Industry Standard Architecture) style bus. It is understood, however, thatperipheral interconnect bus 20 could be alternatively implemented in accordance with a variety of other bus configurations including, for example, an EISA (Extended Industry Standard Architecture) bus configuration or a PCI (Peripheral Component Interface) bus configuration. - Several AT-compatible peripheral devices are additionally incorporated within integrated
processor 10. Specifically, aDMA controller 28, atimer 30, a parallel/serial port 32, avideo controller 34, aninterrupt controller 40, a real time clock (RTC) 41, and a PCMCIAcontroller 42 are illustratively coupled toperipheral interconnect bus 20. Each of these peripheral devices are well-known in discrete form and therefore, in the interest of simplicity and clarity, only a brief description of each is provided herein below. -
DMA controller 28 is provided to independently control the transfer of data betweensystem memory 18 and various I/O peripheral devices such as, for example, mass storage devices (i.e., disk drives, CD-ROM units, etc.) which may be externally coupled to integratedprocessor 10. In one implementation,DMA controller 28 is functionally compatible with a pair of cascade-coupled type Am8237A DMA controllers manufactured by Advanced Micro Devices, Inc. -
Timer 30 is provided to control general purpose timing functions such as one-shot functions and programmable rate functions. In one embodiment,timer 30 is functionally compatible with a type 8253 programmable interval timer manufactured by Advanced Micro Devices, Inc. - Parallel/
serial port 32 includes both a parallel and a serial port. In one embodiment, the parallel port is functionally compatible with a PS/2 parallel port and the serial port is functionally compatible with a type 16450 UART. -
Video controller 34 is provided to control an externally connected display unit such as a liquid crystal display (LCD). In the preferred embodiment,video controller 34 is configured as a CGA-compatible LCD controller. - Interrupt
controller 40 is provided to centrally sort, prioritize, and control interrupt signals generated by various interrupt sources. In one implementation, interruptcontroller 40 is functionally compatible with a pair of cascade-coupled type 8259 interrupt controllers manufactured by Advanced Micro Devices, Inc. -
Real time clock 41 is provided to maintain time-keeping functions such as time-of-day, and may be implemented using a type 146818A compatible RTC. Finally,PCMCIA controller 42 is provided to accommodate externally connected PCMCIA-compatible expansion cards. - In addition to the aforementioned AT-compatible peripherals, Fig. 1 finally illustrates a power management unit (PMU) 24 and a
clock control unit 26 withinintegrated processor 10. As will be explained in greater detail below in conjunction with Fig. 2,clock control unit 26 is configured to generate a plurality of distinct clock signals for clocking various subsystems associated withintegrated processor 10. More particularly, during operation,clock control unit 26 generates a CPU clock for clockingCPU core 14, a peripheral bus clock signal for clockingbus interface unit 22, a UART clock signal for clocking the serial port of parallel/serial port 32, a CGA clock signal for clockingvideo controller 34, a timer clock signal for clockingtimer 30, a keyboard clock signal for clocking an externally connected keyboard (not shown), and a DMA clock signal for clockingDMA controller 28.Clock control unit 26 derives these clock signals from a single clock reference signal labelled "CLOCK IN" which may be provided tointegrated processor 10 from an external crystal oscillator circuit (not shown). It is noted that since only a single external crystal oscillator source is required to generate the clock signals necessary for all subsystems, overall power consumption may be substantially reduced (in comparison to a situation wherein multiple crystal oscillator circuits are employed). - Generally speaking,
power management unit 24 is provided to manage the overall power consumed by a system employingintegrated processor 10. In one embodiment,power management unit 24 monitors various system activities and responsively generates a set of enable signals and a control signal labelled "CYCLE TYPE" which control the generation and application of various clock signals byclock control unit 26. Further details regardingclock control unit 26 as well as an exemplary embodiment ofpower management unit 24 are described next in conjunction with Figs. 2-4. - Turning now to Fig. 2, a block diagram of
clock control unit 26 is shown.Clock control unit 26 includes a frequency synthesizer adapted to receive a clock reference signal (i.e., CLOCK IN) of a given frequency and, in response to that signal, to generate a plurality of clock signals of dissimilar frequencies to clock various subsystems ofintegrated processor 10. The frequency synthesizer includes one or more frequency multipliers, one or more frequency dividers, or a combination of frequency multipliers and dividers. In the preferred embodiment, each frequency multiplier comprises a phase-locked loop. - Accordingly, Fig. 2 illustrates first, second and third phase-locked
loop circuits loop 92 can be dissimilar from the multiplication factors associated with the second phase-lockedloop 94 and the third phase-locked loop 96. For example, in one embodiment the multiplication factor of first phase-lockedloop 92 is forty-five such that an input clock frequency of approximately 32 KHz, for example, is multiplied to produce an output from first phase-lockedloop 92 of 1.474 MHz. Second phase-lockedloop 94 is configured with, for example, a multiplication factor of twenty-five to increase the 1.474 MHz input frequency to 36.864 MHz. -
First divider 98, like the other dividers illustrated in Fig. 2 and described below, is a digital circuit employing one or more counting devices. Frequency dividers can be implemented using bi-stable multivibrators such as, for example, series-connected flip flops. In one embodiment,first divider 98 is associated with a divisor of fourteen, and thus an input signal tofirst divider 98 having a frequency of 36.864 MHz results in an output signal of approximately 2.63 MHz to be produced therefrom. - The 2.63 MHz output signal from
first divider 98 can be frequency multiplied by third phase-locked loop 96 in accordance with a programmable set of multiplication factors. Thus, the output of third phase-locked loop 96 noted as the programmable speed clock (PS CLK) can be set at various programmable clock frequencies. Software programmability of third phase-locked loop 96 is achieved through aconfiguration register 100 coupled toperipheral interconnect bus 20. In one implementation, third phase-locked loop 96 may be programmed to generate the programmable speed clock (PS CLK) at a frequency of either 40 MHz, 50 MHz, 66 MHz, or 80 MHz. - Coupled to the output of third phase-locked loop circuit 96 is a dynamic
clock switching circuit 102.Switching circuit 102 is also coupled to receive the output signal (LS CLK) from second phase-lockedloop circuit 94. Depending upon the CYCLE TYPE signal received from power management unit 24 (i.e., Figure 1), switchingcircuit 102 couples either the PS CLK signal or the LS CLK signal to aCPU clock switch 104 and to asecond divider 106. As will be explained in further detail below, the CPU TYPE signal indicates whether a current bus cycle on CPUlocal bus 12 is directed to a device residing onlocal bus 12 or to a device residing onperipheral interconnect bus 20. -
CPU clock switch 104 is an electronic switch capable of selectively gating the output signal PS/LS CLK from switchingcircuit 102 in response to an enable signal CPU CLK ENABLE frompower management unit 24. WhenCPU clock switch 104 is enabled, the PS/CLK signal is provided as the CPU clock signal CPU CLK. If the (CPU CLK) ENABLE signal is deasserted, the CPU clock signal is gated off. As will be explained further below, the CPU clock signal may be gated off during certain power management states to conserve power. -
Second divider 106 is provided to generate the peripheral bus clock signal P. BUS CLK which clocks the bus interface unit 22 (Figure 1). The peripheral bus clock signal controls the timing of cycles executed onperipheral interconnect bus 20 bybus interface unit 22. In one embodiment,second divider 106 is associated with a divisor of two. It is noted that the control circuitry withinbus interface unit 22 which is clocked by the peripheral bus clock signal and which drivesperipheral interconnect bus 20 is active only during cycles involving slaves residing onperipheral interconnect bus 20. Accordingly, in accordance with switchingcircuit 102 as controlled by the CPU TYPE signal, master cycles executed bybus interface unit 22 onperipheral interconnect bus 20 are clocked by a signal which is one-half the frequency of the LS CLK signal. It is further noted that the CPU CLK signal is similarly scaled down in frequency (i.e., to the frequency of the LS CLK signal) during such cycles to conserve power. - Fig. 2 further illustrates a set of phase-lock loop enable lines for selectively enabling the first, second, and third phase-lock loops 92-96 in response to corresponding enable signals from
power management unit 24. Specifically, aline 140 is provided to receive an enable signal to enable first phase-lock loop 92 and second phase-lock loop 94, and asecond line 141 is provided to receive an enable signal to enable third phase-lock loop 96. Coupled between theline 143 which receives the CLOCK IN signal and the second phase-lockedloop 94 is afirst delay circuit 108 for providing a delay in enabling second phase-lockedloop 94 after first phase-lockedloop 92 is enabled. For proper timed operation of phase-lockedloop circuits delay 108 is activated simultaneous with first phase-lockedloop 92 by the low speed enable signal LS PLL ENABLE. The low speed enable signal is also forwarded to one input ofgate 110 to delay-activate second phase-lockedloop circuit 94. Activation of the third phase-locked loop circuit 96 is delayed in a similar manner bysecond delay circuit 112 for a period after which second phase-lockedloop circuit 94 is enabled (i.e., if the corresponding enable signal atline 141 is also asserted). Thus, two of the enable signals sent fromPMU 24 are used to enable first, second and third phase-locked loop circuits 92-96 in accordance with LS PLL and HS PLL ENABLE signals. - If phase-locked
loop 94 is enabled, a low speed clock LS CLK of, for example, 36.864 MHz is provided to various parallel-connected dividers denoted asthird divider 114,fourth divider 116,fifth divider 118,sixth divider 120 andseventh divider 122. Each divider can have a dissimilar division factor from that of the other dividers such that, for example,third divider 114 is a divide-by-four necessary to reduce low-speed clock from, for example, 36.864 MHz to approximately 9.2 MHz to generate the keyboard clock signal.Fourth divider 116 can also be a divide-by-four divider to generate a 9.2 MHz DMA controller clock signal, whereasfifth divider 118 can, for example, be associated with a divisor of thirty-one to generate a 1.189 MHz timer clock signal.Sixth divider 120 can, for example, have a divide-by-twenty division factor to generate, for example, a 1.84 MHz UART clock signal. The DMA clock output fromfourth divider 116 and the keyboard clock output fromthird divider 114 can be selectively enabled or disabled by a respectiveDMA clock switch 124 andkeyboard clock switch 126. Keyboard clock enable (KEYBD CLK ENABLE) and DMA clock enable (DMA CLK ENABLE) are also provided from thepower management unit 24 to selectively gate the respective clock during various power management states. - By deasserting the enable signal at
line 141, the third phase-locked loop 96 can be turned off thereby completely deactivating the CPU clock as well as the peripheral bus clock. The first and second phase-lockedloops line 140, resulting not only in the turning off of the CPU and peripheral bus clocks, but also in the turning off of all other clocks generated byclock control unit 26. - Accordingly, deassertion of the enable signal at
line 140 can, according to one embodiment, turn off keyboard clock (KEYBD CLK), DMA clock (DMA CLK), timer clock (TIMER CLK), UART clock (UART CLK) and video clock (VIDEO CLK). - A third enable
line 142 is shown coupled to an ANDgate 130. An output fromgate 130 enables a fourth phase-lockedloop circuit 128 via a video enable signal (VID PLL ENABLE). Fourth phase-lockedloop circuit 128, upon assertion of the video enable signal, increases the clocking frequency resulting from the output ofseventh divider 122. The frequency fromseventh divider 122, assuming an exemplary low-speed clock frequency of 36.864, is 2.048 MHz. In one implementation, fourth phase-lockedloop circuit 128 multiplies the exemplary 2.048 MHz by, for example, a multiplication factor of fourteen to generate a 28.67 MHz signal. The exemplary output frequency of 28.67 MHz can then be divided by aneighth divider 132 having, for example, a divide-by-two division factor to generate a 14.746 MHz video clock signal. It is noted that enablement of the fourth phase-lockedloop 128 is delayed byfirst circuit 108 in a manner similar to the enablement of second phase-lockedloop 94. - Turning now to Fig. 3, a block diagram of one implementation of
power management unit 24 is illustrated in further detail.Power management unit 24 is shown connected toperipheral interconnect bus 20 andclock control unit 26. As stated previously,power management unit 24 monitors various system activities and responsively generates the enable signals and CYCLE TYPE control signal which control the generation and application of the various clock signals synthesized byclock control unit 26. While the following description and accompanying drawings include details regarding one specific configuration ofpower management unit 24, it is understood thatintegrated processor 10 could alternatively employ a power management unit which operates in accordance with a variety of other specific power management algorithms. -
Power management unit 24 includes a power management state machine 356 which is configured to transition between a plurality of power management states depending upon the occurrence or non-occurrence of a variety of predetermined system events. Fig. 4 is a state transition diagram which depicts the states associated with power management state machine 356. Assertions of the various enable signals provided toclock control unit 26 are dependent upon the particular state of power management unit 356. Specific details follow. -
Power management unit 24 includes a system monitor 374 for monitoring selected signals (labelled "SYS. MONITOR SIGS.") indicative of predetermined system events. Examples of such events are I/O decodes to certain addresses, DMA requests, interrupts, and changes in status signals. Figs. 3 and 4 illustrate, according to one exemplary embodiment, five state-transition counters 362-370 and six power management states 480-490. The five counters are labeled:full speed counter 362,low speed counter 364, doze counter 366,sleep counter 368 and suspendcounter 370; and the six power management states are labeled:full speed 480,low speed 482, doze 484,sleep 486, suspend 488 and off 490. As will be explained further below, each power management state drives the enable signals provided toclock control unit 26 in a predetermined manner (which may be programmable by the user or system designer). Each counter controls a time-out period which is associated with a corresponding power management state. The expiration of a given time-out period causes the power management state machine to transition to a lower power management state. For example, time-out expiration of full-speed counter 362 causes a transition fromfull speed state 480 tolow speed state 482, and time-out expiration oflow speed counter 364 causes a transition fromlow speed state 482 to dozestate 484, and so on. It is noted that each counter is reset upon the occurrence of any of the predetermined system events as detected by system monitor 374, and that detection of such causes power management state machine 356 to transition tofull speed state 480. It is further noted that the time-out period associated with full-speed counter 362 is shorter than that oflow speed counter 364, and that the time-out period associated withlow speed counter 364 is shorter than that ofdoze counter 366, and so on. In the preferred embodiment, the time-out period associated with each counter may be programmed viadecoder 360. Amask register 372 may further be set to mask the detection of selected system activities bysystem monitor 374. In addition, the state of power management state machine 356 may be directly varied via software control of powermanagement state register 358. - Accordingly, during periods of system inactivity (as determined by the non-occurrence of system events detected by system monitor 374), power management state machine 356 sequentially transitions to lower power management states. Upon occurrence of a monitored system event, state machine 356 results back to the
full speed mode 480. It is understood that more than five or less than five counters could be employed withinpower management unit 24 depending upon the number of desired power management states. Figs. 2 and 3 illustrate, merely as an example, five counters and six power management states. -
System monitor 374 is further configured to employ bus "snooping" or monitoring techniques to determine whether a current cycle corresponds to an access to a peripheral residing uponperipheral interconnect bus 20. If system monitor 374 detects such a cycle, the CYCLE TYPE signal is driven such that the switching circuit 102 (Fig. 2) selects the LS CLK signal. During cycles confined to CPUlocal bus 12, theswitching circuit 102 selects the PS CLK signal. - The system monitor of
power management unit 24 is finally configured to monitor signals DMA REQ and AEN associated with DMA controller 28 (Fig. 1) and to selectively assert a DMA clock enable signal (DMA CLK ENABLE) if either a DMA REQ (DMA request) signal or the AEN (address enable) signal is asserted. Those skilled in the art will appreciate that these signals are indicative of a pending or a current DMA operation. As illustrated in Figs. 1-3, the DMA CLK ENABLE signal controls the application of the DMA CLK signal toDMA controller 28 such that, if a DMA operation is not pending or occurring, the DMA CLK signal will be gated fromDMA controller 28, regardless of the current state of power management state machine 356. Power is thereby conserved. - The following Table I indicates the control of various clock signals by power management state machine 356 according to one exemplary embodiment during each operational state. Table I illustrates the effect of enable signals defined at various power management states, described above, upon various clock signals. It is thereby noted that the generation of certain clock signals may be programmable during various power management states as follows:
- As shown in the above table, during the full-
speed state 480 of Fig. 4, all phase-locked loops are enabled. Dynamic switching by switchingcircuit 102 to the high speed clock (PS CLK) is allowed during memory, local bus and CPU core idle cycles. This allowsCPU core 14 to run at a maximum frequency for optimal performance. All other bus cycles are switched by the switchingcircuit 102 to the low-speed clock. This accommodates the execution of slower ISA cycles (i.e., peripheral bus cycle) and a corresponding reduction in the speed of the CPU clock to reduce power. - In the low-speed state, CPU clock, DMA clock and internal system clocks (peripheral bus clock) run at reduced rates, which are programmable. It is noted that the CPU clock signal, the peripheral bus clock signal and the DMA clock signal may be reduced in frequency by selectably controllable divider circuitry within
switches second divider 106. The highest allowable CPU clock rate during low speed state is an exemplary 9.2 MHz. Dynamic switching to the high speed clock (PS CLK) is disallowed. Optionally, the third phase-locked loop circuit 96 may be shut down in this mode, for additional power savings. - During the doze state, the CPU clock (low and high speed) is stopped, along with the DMA clock and the peripheral bus clock. The video, keyboard and timer clocks are enabled by default, but may be programmably turned off. By allowing these clocks to run, an LCD display coupled to
video controller 34 is allowed to continue refreshing, and it is possible for timer and keyboard interrupts to be generated. - The sleep, suspend, and off states are similar in that the CPU clock, the peripheral bus clock, the DMA clock, and the keyboard clock are each off. The video clock as well as the UART clock may be programmed on or off.
- It is noted that during various states of
power management unit 24, external power-control pins of theintegrated processor 10 may be driven appropriately such that the power to external devices connected tointegrator processor 10 may be removed. This control may also be programmable. - It is further noted that the control of the various clock signals generated by
clock control unit 26 may be accomplished in accordance with a variety of alternative power management algorithms. For example, integratedprocessor 10 may employ a power management unit which operates in accordance with the power management algorithm described within the copending, commonly assigned patent application entitled "Power Management System for an Integrated Processor", by O'Brien, et al.; Serial No. 08/190,292, filed February 2, 1994. This application is incorporated herein by reference in its entirety. - Turning now to Fig. 5, a portion of internal circuitry within
integrated processor 10 is illustrated which accommodates a user-defined external bus configuration option. Specifically, depending upon the particular PID environment in which integratedprocessor 10 is to be employed, the user can optionally select either a video controller mode (or "CGA mode"), a local bus mode, or an ISA (peripheral bus)bus mode. The circuitry of Fig. 5 includes amultiplexer 550 having three input ports and a single output port. One input port is connected to a selected set oflines 552 fromvideo controller 34; another input port is connected to a selected set of peripheralinterconnect bus lines 554; and yet another input port is connected to a selected set of CPU local bus output lines 556.Multiplexer 550 selects one set of lines, eitherlines integrated processor 10.Multiplexer 550 thereby supports an external bus configuration option whereby selected signals associated with eithervideo controller 34,peripheral interconnect bus 20, orlocal bus 12 may be coupled to external pins ofintegrated processor 10. External local bus peripherals, external ISA bus peripherals, or an external CGA LCD display (with video RAM) may thereby be optionally supported depending upon the demands of a particular application. -
Multiplexer 550 is controlled by a control signal atlines 560 provided from alatch 566.Latch 566 latches the logic levels at a set oflines input lines resistor 568 and a pull-down resistor 570 are coupled to inputlines resistor 568 is thereby used to passively pullhigh line 562 while pull-down resistor passively pulls downline 562. Instead of connecting a pull-upresistor 568 to inputline 562, the user may, to select a different external pin mode, connect a pull-down resistor (shown in phantom) atinput line 562 and/or connect a pull-up resistor (shown in phantom) atinput line 564. By selectively connecting a pull-up or pull-down resistor at each input line, the system designer is able to optionally control the particular set oflines multiplexer 550 to thereby control the functionality of the corresponding external pins ofintegrated processor 10. It is noted that following system reset, the pins connecting tolines latch 566 may be employed to accommodate other signals such as serial port signals RTS and DTR. In such a situation, thelines video controller 34. Such dual-purpose employment of the external pins ofintegrated processor 10 accommodates a further reduction in cost and size. -
- It is noted that in one implementation, a group of additional predetermined lines of the internal ISA bus (peripheral bus 20) are permanently coupled to dedicated external pins of
integrated processor 10 to support sixteen-bit external ISA transfers regardless of the particular mode selected viamultiplexer 550. In such an implementation, the set oflines 554 of the ISA bus (as defined in the above table) may be optionally coupled externally viamultiplexer 550 to support yet a broader range of ISA functionality. - Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. For example, it is understood that
DMA controller 28,timer 30,video controller 34, parallel/serial port 32,real time clock 41 andPCMCIA controller 42 could be alternatively connected to CPUlocal bus 12. It is intended that the following claims be interpreted to embrace all such variations and modifications.
Claims (20)
- An integrated processor comprising, upon a single monolithic semiconductor substrate, a CPU core, a memory controller, a DMA controller, a programmable timer, an interrupt controller, a video controller, a parallel port and a serial port, all of which are interconnected via a bus structure.
- The integrated processor as recited in claim 1, wherein said bus structure comprises a CPU local bus, a peripheral interconnect bus, and a bus interface unit connected therebetween.
- The integrated computer system as recited in claim 2, further comprising a clock control unit adapted to receive a single clock frequency and capable of clocking said CPU core, said bus interface unit, said DMA controller, said programmable timer, said serial port and said video controller at dissimilar frequencies.
- The integrated computer system as recited in claim 3, further comprising a power management unit adapted for detecting activity and inactivity associated with said integrated processor and capable of transmitting enable signals for controlling the generation of selected clock signals by said clock control unit.
- The integrated computer system as recited in claim 4, wherein said power management unit is further adapted for monitoring a signal indicative of a transfer upon said peripheral bus and for transmitting in response to the transfer a cycle type signal to said clock control unit, wherein said cycle type signal is coupled to a dynamic clock switching circuit for connecting either a high speed clock or a low speed clock to said CPU core.
- The integrated computer system as recited in claim 4, wherein said power management unit comprises:a power management state machine coupled to said clock control unit, wherein said power management state machine includes a fully operational state during which said clock control unit provides a respective clock signals to said CPU core, said bus interface unit, said DMA controller, said programmable timer, said serial port and said video controller; andat least one counter connected to the power management state machine and capable of causing a transition to a power reduced state in response to a lapse of a predetermined time period.
- The integrated computer system as recited in claims 6, further comprising a system monitor coupled to said power management state machine for detecting activity upon said CPU local bus and upon said ISA bus, wherein said power management state machine switches from said power reduced state to said fully operational state in response to detection of said activity.
- The integrated computer system as recited in claim 3, wherein said serial port comprises a UART.
- The integrated computer system as recited in claim 3, wherein said video controller comprises a LCD controller.
- The integrated computer system as recited in claim 2 further comprising a real time clock and a PCMCIA controller connected to said peripheral bus.
- A computer system comprising a CPU core, a power management unit and at least two phase-locked loop circuits integrated upon a single monolithic semiconductor substrate, wherein said phase-locked loop circuits are controllable by said power management unit to provide, during use, a plurality of clock signals in accordance with a predetermined power management algorithm.
- The computer system as recited in claim 11, further comprising a video controller integrated upon said single monolithic semiconductor substrate for receiving one of said plurality of clock signals.
- The computer system as recited in claim 12, wherein said video controller further comprises a CGA controller.
- The computer system as recited in claim 11, further comprising a programmable timer integrated upon said single monolithic semiconductor substrate for receiving one of said plurality of clock signals.
- The computer system as recited in claim 11, further comprising a keyboard controller integrated upon said single monolithic semiconductor substrate for receiving one of said plurality of clock signals.
- The computer system as recited in claim 11, further comprising a universal asynchronous receiver transmitter integrated upon said single monolithic semiconductor substrate for receiving one of said plurality of clock signals.
- The computer system as recited in claim 11, further comprising a DMA controller, an interrupt controller, a PCMCIA interface, a parallel port, a serial port, and a bus controller interconnected to an peripheral interconnect bus upon said single monolithic semiconductor substrate.
- An integrated processor comprising, upon a single monolithic semiconductor substrate, a CPU local bus, a peripheral bus coupled to said CPU local bus through a bus interface unit, a CPU core and memory controller connected to said CPU local bus, a DMA controller connected to said peripheral bus, and a clock control unit capable of selectively providing a clock signal to said DMA controller depending upon a signal indicative of a pending or current DMA operation.
- The integrated computer system as recited in claim 18, wherein said clock signal is provided to said DMA controller in response to an assertion of a DMA request signal.
- The integrated computer system as recited in claim 19, wherein said clock signal is provided to said DMA controller in response to an assertion of a DMA address enable signal.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US32566194A | 1994-10-19 | 1994-10-19 | |
US325661 | 1994-10-19 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0708406A2 true EP0708406A2 (en) | 1996-04-24 |
EP0708406A3 EP0708406A3 (en) | 1997-12-29 |
EP0708406B1 EP0708406B1 (en) | 2001-09-12 |
Family
ID=23268855
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95307245A Expired - Lifetime EP0708406B1 (en) | 1994-10-19 | 1995-10-12 | Integrated processor systems for portable information devices |
Country Status (6)
Country | Link |
---|---|
US (1) | US5925133A (en) |
EP (1) | EP0708406B1 (en) |
JP (2) | JP3919245B2 (en) |
KR (1) | KR100358889B1 (en) |
AT (1) | ATE205616T1 (en) |
DE (1) | DE69522633T2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998037482A1 (en) * | 1997-02-19 | 1998-08-27 | Siemens Aktiengesellschaft | Clock pulse supply system |
WO2000038038A1 (en) * | 1998-12-21 | 2000-06-29 | Siemens Information And Communication Networks, Inc. | Apparatus and method for automatic cpu speed control |
US6457100B1 (en) | 1999-09-15 | 2002-09-24 | International Business Machines Corporation | Scaleable shared-memory multi-processor computer system having repetitive chip structure with efficient busing and coherence controls |
Families Citing this family (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3586369B2 (en) | 1998-03-20 | 2004-11-10 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Method and computer for reducing video clock frequency |
US6243785B1 (en) * | 1998-05-20 | 2001-06-05 | 3Com Corporation | Hardware assisted polling for software drivers |
US6493825B1 (en) * | 1998-06-29 | 2002-12-10 | Emc Corporation | Authentication of a host processor requesting service in a data processing network |
US6202164B1 (en) | 1998-07-02 | 2001-03-13 | Advanced Micro Devices, Inc. | Data rate synchronization by frame rate adjustment |
US6279058B1 (en) * | 1998-07-02 | 2001-08-21 | Advanced Micro Devices, Inc. | Master isochronous clock structure having a clock controller coupling to a CPU and two data buses |
US6212645B1 (en) * | 1998-10-09 | 2001-04-03 | Mediaq Inc. | Programmable and flexible power management unit |
US6173342B1 (en) * | 1998-10-19 | 2001-01-09 | Hitachi Semiconductor America, Inc. | High speed bus interface for peripheral devices |
JP2000293485A (en) * | 1999-04-08 | 2000-10-20 | Matsushita Electric Ind Co Ltd | Communication interface |
US6510525B1 (en) * | 1999-04-26 | 2003-01-21 | Mediaq, Inc. | Method and apparatus to power up an integrated device from a low power state |
DE19939763A1 (en) * | 1999-08-21 | 2001-02-22 | Philips Corp Intellectual Pty | Multiprocessor system |
KR20020050270A (en) * | 1999-11-09 | 2002-06-26 | 토토라노 제이. 빈센트 | Dynamically adjusting a processor's operational parameters according to its environment |
US6501999B1 (en) * | 1999-12-22 | 2002-12-31 | Intel Corporation | Multi-processor mobile computer system having one processor integrated with a chipset |
US6785829B1 (en) * | 2000-06-30 | 2004-08-31 | Intel Corporation | Multiple operating frequencies in a processor |
US6754837B1 (en) | 2000-07-17 | 2004-06-22 | Advanced Micro Devices, Inc. | Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay |
US6868504B1 (en) * | 2000-08-31 | 2005-03-15 | Micron Technology, Inc. | Interleaved delay line for phase locked and delay locked loops |
US7032119B2 (en) | 2000-09-27 | 2006-04-18 | Amphus, Inc. | Dynamic power and workload management for multi-server system |
US20070245165A1 (en) | 2000-09-27 | 2007-10-18 | Amphus, Inc. | System and method for activity or event based dynamic energy conserving server reconfiguration |
US6735707B1 (en) * | 2000-10-27 | 2004-05-11 | Sun Microsystems, Inc. | Hardware architecture for a multi-mode power management system using a constant time reference for operating system support |
US6920571B2 (en) * | 2000-12-14 | 2005-07-19 | Hewlett-Packard Development Company, L.P. | Steering circuit and method that gradually counts a voltage output code until matching a voltage input code |
US6694442B2 (en) * | 2000-12-18 | 2004-02-17 | Asustek Computer Inc. | Method for saving power in a computer by idling system controller and reducing frequency of host clock signal used by system controller |
US7164885B2 (en) * | 2000-12-18 | 2007-01-16 | Telefonaktiebolaget L M Ericsson (Publ) | Method and apparatus for selective service access |
KR20020080480A (en) * | 2001-01-11 | 2002-10-23 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | Power management for digital processing apparatus |
JP3819242B2 (en) * | 2001-02-09 | 2006-09-06 | 株式会社日立製作所 | Wireless communication device that handles intermittent signals |
US6895520B1 (en) | 2001-03-02 | 2005-05-17 | Advanced Micro Devices, Inc. | Performance and power optimization via block oriented performance measurement and control |
US6990598B2 (en) * | 2001-03-21 | 2006-01-24 | Gallitzin Allegheny Llc | Low power reconfigurable systems and methods |
US6993669B2 (en) * | 2001-04-18 | 2006-01-31 | Gallitzin Allegheny Llc | Low power clocking systems and methods |
US20030196126A1 (en) | 2002-04-11 | 2003-10-16 | Fung Henry T. | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment |
US6845456B1 (en) | 2001-05-01 | 2005-01-18 | Advanced Micro Devices, Inc. | CPU utilization measurement techniques for use in power management |
US6795927B1 (en) | 2001-05-01 | 2004-09-21 | Advanced Micro Devices, Inc. | Power state resynchronization |
US7254721B1 (en) * | 2001-05-01 | 2007-08-07 | Advanced Micro Devices, Inc. | System and method for controlling an intergrated circuit to enter a predetermined performance state by skipping all intermediate states based on the determined utilization of the intergrated circuit |
DE10127423B4 (en) * | 2001-06-06 | 2005-10-06 | Infineon Technologies Ag | Electronic circuit with power control |
US20030079152A1 (en) * | 2001-08-14 | 2003-04-24 | Triece Joseph W. | Microprocessor with multiple low power modes and emulation apparatus for said microprocessor |
GB0123421D0 (en) * | 2001-09-28 | 2001-11-21 | Memquest Ltd | Power management system |
US6889332B2 (en) * | 2001-12-11 | 2005-05-03 | Advanced Micro Devices, Inc. | Variable maximum die temperature based on performance state |
JP2003256071A (en) * | 2002-02-28 | 2003-09-10 | Fujitsu Ltd | Storage device and clock control circuit |
US6809570B2 (en) * | 2003-01-21 | 2004-10-26 | Hewlett-Packard Development Company, L.P. | Clock gater circuit |
JP2004246525A (en) | 2003-02-13 | 2004-09-02 | Matsushita Electric Ind Co Ltd | Sequence circuit, storage element, clock generation circuit and clock control method, circuit changing method and circuit design support device, semiconductor integrated circuit and electronic device with it, electronic control device and mobile body with it |
US7290161B2 (en) * | 2003-03-24 | 2007-10-30 | Intel Corporation | Reducing CPU and bus power when running in power-save modes |
US6958953B2 (en) * | 2003-05-13 | 2005-10-25 | International Business Machines Corporation | Real time clock circuit having an internal clock generator |
FR2870368B1 (en) * | 2004-01-27 | 2006-12-15 | Atmel Corp | METHOD AND DEVICE FOR DRIVING MULTIPLE PERIPHERALS WITH DIFFERENT CLOCK FREQUENCIES IN AN INTEGRATED CIRCUIT |
CN100334521C (en) * | 2004-02-28 | 2007-08-29 | 鸿富锦精密工业(深圳)有限公司 | Clock management system and method |
US20060218424A1 (en) * | 2005-03-23 | 2006-09-28 | Miron Abramovici | Integrated circuit with autonomous power management |
JP2007088522A (en) * | 2005-09-16 | 2007-04-05 | Ricoh Co Ltd | Image processing apparatus |
EP1785811B1 (en) * | 2005-11-14 | 2018-12-05 | Texas Instruments Incorporated | Memory information transfer power management |
JP4328334B2 (en) | 2006-03-13 | 2009-09-09 | パナソニック株式会社 | Semiconductor integrated circuit device |
EP2069882B1 (en) * | 2006-05-17 | 2012-05-02 | ATI Technologies Inc. | Fast transition from low-speed mode to high-speed mode in high-speed interfaces |
US8117478B2 (en) | 2006-12-29 | 2012-02-14 | Intel Corporation | Optimizing power usage by processor cores based on architectural events |
US8448003B1 (en) | 2007-05-03 | 2013-05-21 | Marvell Israel (M.I.S.L) Ltd. | Method and apparatus for activating sleep mode |
US20080307241A1 (en) * | 2007-06-08 | 2008-12-11 | Eric Lin | Microcontroller circuit and power saving method thereof |
US20090000778A1 (en) * | 2007-06-26 | 2009-01-01 | Lear Corporation | Control scheme for an occupant environment conditioning system of a vehicle |
KR100891220B1 (en) * | 2007-09-12 | 2009-04-01 | 주식회사 동부하이텍 | A control signal generating apparatus for reducing a driver offset |
US20090088194A1 (en) * | 2007-09-27 | 2009-04-02 | Telefonaktiebolaget Lm Ericsson (Publ) | Single Multi-Mode Clock Source for Wireless Devices |
US7812655B2 (en) * | 2007-10-09 | 2010-10-12 | Nokia Corporation | Delay-locked loop control |
US9395799B2 (en) | 2012-08-09 | 2016-07-19 | Nvidia Corporation | Power management techniques for USB interfaces |
US9760150B2 (en) | 2012-11-27 | 2017-09-12 | Nvidia Corporation | Low-power states for a computer system with integrated baseband |
JP6377659B2 (en) | 2016-03-11 | 2018-08-22 | 株式会社東芝 | Semiconductor device and control method thereof |
US20190250930A1 (en) * | 2018-02-12 | 2019-08-15 | Western Digital Technologies, Inc. | Method and apparatus for configuring a serial data link |
EP4246285A1 (en) * | 2022-03-18 | 2023-09-20 | e-peas | Semiconductor device operating modes management |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0789346B2 (en) * | 1985-07-05 | 1995-09-27 | 日本電気株式会社 | DMA controller |
US4851987A (en) * | 1986-01-17 | 1989-07-25 | International Business Machines Corporation | System for reducing processor power consumption by stopping processor clock supply if a desired event does not occur |
JPS63163912A (en) * | 1986-12-26 | 1988-07-07 | Toshiba Corp | Microcomputer system |
EP0355466A3 (en) * | 1988-08-26 | 1990-06-20 | Motorola, Inc. | Integrated circuit with clock generator circuit |
JPH0290382A (en) * | 1988-09-28 | 1990-03-29 | Hitachi Ltd | Semiconductor integrated circuit |
US4980836A (en) * | 1988-10-14 | 1990-12-25 | Compaq Computer Corporation | Apparatus for reducing computer system power consumption |
EP0391543A3 (en) * | 1989-04-06 | 1992-10-14 | Advanced Micro Devices, Inc. | Microprocessor clock |
US5123107A (en) * | 1989-06-20 | 1992-06-16 | Mensch Jr William D | Topography of CMOS microcomputer integrated circuit chip including core processor and memory, priority, and I/O interface circuitry coupled thereto |
EP0675425B1 (en) * | 1989-06-30 | 1997-12-10 | Fujitsu Personal Systems, Inc. | A method for reducing power consumed by a computer |
US5167024A (en) * | 1989-09-08 | 1992-11-24 | Apple Computer, Inc. | Power management for a laptop computer with slow and sleep modes |
JP2762670B2 (en) * | 1990-03-30 | 1998-06-04 | 松下電器産業株式会社 | Data processing device |
US5396635A (en) * | 1990-06-01 | 1995-03-07 | Vadem Corporation | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
WO1992007316A1 (en) * | 1990-10-12 | 1992-04-30 | Intel Corporation | Dynamically switchable multi-frequency clock generator |
JPH04257010A (en) * | 1991-02-08 | 1992-09-11 | Nec Corp | System clock switching mechanism |
DE69224887T2 (en) * | 1991-07-08 | 1998-07-23 | Seiko Epson Corp | SINGLE-CHIP SIDE PRINTER CONTROL CIRCUIT |
JP3322893B2 (en) * | 1991-09-30 | 2002-09-09 | エヌイーシーマイクロシステム株式会社 | Microcomputer |
GB2260631B (en) * | 1991-10-17 | 1995-06-28 | Intel Corp | Microprocessor 2X core design |
US5369771A (en) * | 1991-12-23 | 1994-11-29 | Dell U.S.A., L.P. | Computer with transparent power-saving manipulation of CPU clock |
US5325516A (en) * | 1992-03-09 | 1994-06-28 | Chips And Technologies Inc. | Processor system with dual clock |
US5586307A (en) * | 1993-06-30 | 1996-12-17 | Intel Corporation | Method and apparatus supplying synchronous clock signals to circuit components |
US5438681A (en) * | 1993-08-24 | 1995-08-01 | Mensch, Jr.; William D. | Topography for CMOS microcomputer |
US5513374A (en) * | 1993-09-27 | 1996-04-30 | Hitachi America, Inc. | On-chip interface and DMA controller with interrupt functions for digital signal processor |
US5495422A (en) * | 1993-10-12 | 1996-02-27 | Wang Laboratories, Inc. | Method for combining a plurality of independently operating circuits within a single package |
US5638542A (en) * | 1993-12-29 | 1997-06-10 | Intel Corporation | Low power non-overlap two phase complementary clock unit using synchronous delay line |
US5493684A (en) * | 1994-04-06 | 1996-02-20 | Advanced Micro Devices | Power management architecture including a power management messaging bus for conveying an encoded activity signal for optimal flexibility |
DE69529362T2 (en) * | 1994-04-28 | 2003-10-30 | Advanced Micro Devices Inc | System for controlling a peripheral bus clock signal |
-
1995
- 1995-10-12 AT AT95307245T patent/ATE205616T1/en not_active IP Right Cessation
- 1995-10-12 DE DE69522633T patent/DE69522633T2/en not_active Expired - Lifetime
- 1995-10-12 EP EP95307245A patent/EP0708406B1/en not_active Expired - Lifetime
- 1995-10-18 KR KR1019950035988A patent/KR100358889B1/en not_active IP Right Cessation
- 1995-10-18 JP JP27000695A patent/JP3919245B2/en not_active Expired - Fee Related
-
1997
- 1997-05-30 US US08/866,373 patent/US5925133A/en not_active Expired - Lifetime
-
2006
- 2006-08-10 JP JP2006218391A patent/JP2006351032A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998037482A1 (en) * | 1997-02-19 | 1998-08-27 | Siemens Aktiengesellschaft | Clock pulse supply system |
WO2000038038A1 (en) * | 1998-12-21 | 2000-06-29 | Siemens Information And Communication Networks, Inc. | Apparatus and method for automatic cpu speed control |
KR100707530B1 (en) * | 1998-12-21 | 2007-04-12 | 지멘스 인포메이션 앤드 커뮤니케이션 네트워크스 인코포레이티드 | Apparatus and method for automatic cpu speed control |
US6457100B1 (en) | 1999-09-15 | 2002-09-24 | International Business Machines Corporation | Scaleable shared-memory multi-processor computer system having repetitive chip structure with efficient busing and coherence controls |
Also Published As
Publication number | Publication date |
---|---|
US5925133A (en) | 1999-07-20 |
KR100358889B1 (en) | 2003-01-24 |
JP3919245B2 (en) | 2007-05-23 |
DE69522633D1 (en) | 2001-10-18 |
DE69522633T2 (en) | 2002-07-04 |
EP0708406B1 (en) | 2001-09-12 |
KR960015202A (en) | 1996-05-22 |
JP2006351032A (en) | 2006-12-28 |
EP0708406A3 (en) | 1997-12-29 |
JPH08263466A (en) | 1996-10-11 |
ATE205616T1 (en) | 2001-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5586308A (en) | Clock control unit responsive to a power management state for clocking multiple clocked circuits connected thereto | |
US5925133A (en) | Integrated processor system adapted for portable personal information devices | |
US5596765A (en) | Integrated processor including a device for multiplexing external pin signals | |
US6021501A (en) | Clock enable/disable circuit of power management system | |
US7093153B1 (en) | Method and apparatus for lowering bus clock frequency in a complex integrated data processing system | |
US5590341A (en) | Method and apparatus for reducing power consumption in a computer system using ready delay | |
US5546568A (en) | CPU clock control unit | |
EP0780755B1 (en) | Circuit for setting computer system bus signals to predetermined states in low power mode | |
US6118306A (en) | Changing clock frequency | |
US5842005A (en) | Clock control circuits, systems and methods | |
US6665802B1 (en) | Power management and control for a microcontroller | |
US5935253A (en) | Method and apparatus for powering down an integrated circuit having a core that operates at a speed greater than the bus frequency | |
US5560017A (en) | System with clock frequency controller responsive to interrupt independent of software routine and software loop repeatedly executing instruction to slow down system clock | |
WO2001035200A1 (en) | Dynamically adjusting a processor's operational parameters according to its environment | |
JPH0962418A (en) | Microprocessor with electric-power control function | |
US6269043B1 (en) | Power conservation system employing a snooze mode | |
WO1996041251A1 (en) | Wake-up system for a pcmcia card | |
EP1340136B1 (en) | Hardware architecture for a multi-mode power management system using a constant time reference for operating system support | |
EP0556198B1 (en) | System clock speed controller | |
JPH10133766A (en) | Adaptive power-down clock control | |
US6016551A (en) | Method and apparatus for masking and unmasking a clock signal in an integrated circuit | |
JP3713488B2 (en) | Computer system and operation control method thereof | |
TMS320C5514 | User's Guide | |
JPH0728560A (en) | Information processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE DE DK ES FR GB GR IE IT LU NL PT SE |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE DE DK ES FR GB GR IE IT LU NL PT SE |
|
17P | Request for examination filed |
Effective date: 19971212 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 20010105 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE DE DK ES FR GB GR IE IT LU NL PT SE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20010912 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20010912 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT Effective date: 20010912 Ref country code: GR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20010912 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20010912 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20010912 |
|
REF | Corresponds to: |
Ref document number: 205616 Country of ref document: AT Date of ref document: 20010915 Kind code of ref document: T |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20011012 Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20011012 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69522633 Country of ref document: DE Date of ref document: 20011018 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20011212 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20011212 |
|
ET | Fr: translation filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20020326 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20091210 AND 20091216 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20101004 Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20100923 Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20101029 Year of fee payment: 16 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20111012 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20120629 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120501 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111012 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111102 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69522633 Country of ref document: DE Effective date: 20120501 |