EP0740468A1 - Improvements relating to a progressive scan television - Google Patents

Improvements relating to a progressive scan television Download PDF

Info

Publication number
EP0740468A1
EP0740468A1 EP96106768A EP96106768A EP0740468A1 EP 0740468 A1 EP0740468 A1 EP 0740468A1 EP 96106768 A EP96106768 A EP 96106768A EP 96106768 A EP96106768 A EP 96106768A EP 0740468 A1 EP0740468 A1 EP 0740468A1
Authority
EP
European Patent Office
Prior art keywords
field
pixel
interlaced
interlaced signals
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP96106768A
Other languages
German (de)
French (fr)
Other versions
EP0740468B1 (en
Inventor
Vishal Markandey
Todd A. Clatanoff
Kazuhiro Ohara
Akira Takeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0740468A1 publication Critical patent/EP0740468A1/en
Application granted granted Critical
Publication of EP0740468B1 publication Critical patent/EP0740468B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/74Projection arrangements for image reproduction, e.g. using eidophor
    • H04N5/7416Projection arrangements for image reproduction, e.g. using eidophor involving the use of a spatial light modulator, e.g. a light valve, controlled by a video signal
    • H04N5/7458Projection arrangements for image reproduction, e.g. using eidophor involving the use of a spatial light modulator, e.g. a light valve, controlled by a video signal the modulator being an array of deformable mirrors, e.g. digital micromirror device [DMD]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/012Conversion between an interlaced and a progressive signal

Definitions

  • the invention relates to television systems, more particularly to progressively scanned digital televisions.
  • Broadcast television signals typically arrive at the receiver in interlaced format. That is, each video frame to be displayed arrives as two fields.
  • the first field contains either the even-numbered lines or the odd-numbered lines.
  • the second field contains the opposite set of lines.
  • the television displays the frames such that the viewer cannot really tell that they are two fields.
  • progressive scanning the interlaced fields are combined before being display, and then the entire frame is displayed.
  • CRT cathode-ray tube
  • no CRT is used.
  • These televisions use arrays of individually controllable elements, such as liquid crystal devices, or digital micromirror devices, etc. (LCDs or DMDs, respectively). Because there is no scanning gun in these systems, they will typically have to de-interlace the fields before display, then put the entire frame onto the activation circuitry for the array of individual elements.
  • a method is needed, therefore, to allow a system using spatial light modulators to convert from interlaced to proscan without a sharp increase in the system cost.
  • a television system that receives interlaced signals is disclosed.
  • the system receives the interlaced signals then converts them to progressively scanned data using one of several processing methods, depending upon the configuration of the system purchased.
  • the configurations vary in cost, but can be easily upgraded to include the more expensive processing methods.
  • a television receiver 10 that converts from the current standard of analog television transmission to digital signals is shown in Figure 1.
  • the requirement of analog to digital (A/D) conversion is not necessary for the operation of the present invention. In some manner, however, a digital signal must be produced.
  • the incoming interlaced video signal comes into the receiver at signal interface (I/F) 11. At this point, if the incoming signal is not already digital, it is digitized by A/D conversion.
  • the current invention can be utilized either before or after the incoming signal undergoes color space conversion.
  • the interlace to progressive scan (proscan) conversion can either be performed on the chrominance and luminance (C and Y) components of the signal, or on the red-green-blue (RGB) converted signal.
  • the color space conversion may occur either in the signal interface unit 11 or in processor 12 of receiver 10 in Figure 1.
  • interlace to proscan conversion would most likely be performed in the processor 12, although it could be accomplished in the interface unit 11 if so desired.
  • the converted signal after undergoing any other processing that may be desired by the processor 12, is sent to a display memory 14.
  • Master timing unit 22 controls the timing of the signals between the processor 12 and the display memory 14 and between the display memory 14 and spatial light modulator 16.
  • the spatial light modulator 16 includes an x-y array of individually controllable elements. Each element includes activation circuitry which causes the individual element to affect light from light source 18 in response to a signal stored in the display memory 14. The cumulative effect of each array of elements responding to signals transmitted from the display memory 14 forms an exemplary image 20 after magnification. Examples of spatial light modulators 16 include liquid crystal devices, and digital micromirror devices, etc.
  • spatial light modulators do not use CRT guns to scan the picture. Instead, they display an entire frame of data at any one time, and therefore, the incoming interlaced fields must be merged to create one frame. Under typical standards such as NTSC and PAL, the incoming frame comes in two fields. In NTSC, for example, the first field contains the even-numbered lines and the second field contains the odd-numbered lines for the same frame. In order to display this upon the face of a spatial light modulator, the data must be merged into one frame of data, stored in memory and sent to the modulator's activation circuitry at the same time.
  • Figures 2A, and 3-5 show several embodiments of the current invention that allow for proscan conversion and require a minimum amount of circuitry.
  • FIG. 2A The lowest-priced embodiment of the present invention is shown in Figure 2A.
  • Field 1 will be the current field, with Field 0 being the immediately previous field.
  • the pixel the process is trying to produce is pixel X in Field 1.
  • the pixels used in this process will be pixel A, which is on the same line from Field 0.
  • Pixels B and C are from Field 1, pixel B is above pixel X, and pixel C is below pixel X.
  • the first adaptable proscan circuit generally implements finding pixel X by finding the minimum between (A-B) and (A-C). This is accomplished by the circuit shown schematically in Figure 2A.
  • the circuit has been broken into three function groups, designated by boxes 210, 230 and 250.
  • the incoming data on line 212 is pixel C.
  • line 216 carries pixel B.
  • line 220 carries pixel A.
  • Substraction of lines 212 (pixel C), and lines 220 (pixel A) is accomplished at 226, and the resulting value is converted to an absolute value at 222.
  • the subtraction of lines 216 (pixel B) and 220 (pixel A) is accomplished.
  • the absolute value is obtained at 224.
  • the absolute values determined at 222 and 224 then enter functional group 250.
  • a comparator or similar circuit element is used to determine the minimum between the two absolute values
  • a constant value depending upon system parameters is then subtracted from the resulting minimum at 254.
  • the value of the constant can be varied, if necessary, depending upon system noise characteristics.
  • a non-linear operation at 256 performs thresholding to eliminate small difference signal values due to noise. It also reduces the resolution of the difference signal to 4-bits.
  • the functions of removing the constant at 254 and nonlinearity compensation at 256 can be merged together. The resulting non-linear operation is shown graphically in Figure 2B.
  • the data then undergoes a determination as to what pixel has horizontal maximum, using a 7-tap H MAX filter at 258.
  • the current value of the motion signal at pixel X is compared to 3 pixels on either side of it.
  • the pixels on either side of pixel X vertically are compared for determination of the maximum.
  • the first comparison is performed by MAX 268, between the pixel and one of its vertical neighbors.
  • the maximum is then passed to MAX 270, where it is compared to its other neighbor, from delay 264.
  • the purpose of the MAX function is to expand the detected motion signal to cover areas of non-detection.
  • the data then passes through vertical low pass filter (VLPF) 272 and horizontal low pass filter (HLPF) 274, respectively.
  • VLPF vertical low pass filter
  • HLPF horizontal low pass filter
  • the values for pixel C on line 212, the value for pixel B out of delay 232, and the value of pixel A from line 220 are used. Pixels B and C are added at 234 together after being multiplied by 0.5. This value and the value of pixel A are sent to the mixing circuit 236, which is an arithmetic operation circuit and generates resultant signal 290 which equals k(C+B)/2+(1-k)A . This value is the value assigned to pixel X in the proscan conversion.
  • the above process is implemented in a single processor, or the function may be spread over several processors, to find the missing pixel X. Repetitions of this process allow generation of the line between the two lines B and C in Field 1. This in turn allows the system to convert the interlaced input to progressively scanned data for display.
  • the approach discussed above is a field-differencing approach.
  • FIG. 3-5 More expensive variations are shown in Figures 3-5.
  • the increase in expense comes from the increase in memory or processing power, or both.
  • the circuit elements contained in function group 250 from Figure 2A are similar to these in function group 350 in Figure 3, so box 350 does not require any discussion relevant to Figure 3.
  • Functional groups 310 and 330 varies slightly from functional groups 210 and 230 from Figure 2A, respectively.
  • Pixels D and E are from Field 0, and are the vertical neighbors of pixel A, with pixel D being the above vertical neighbor and pixel E being the below vertical neighbor as shown hereinbelow.
  • the incoming data at line 312 is again that of pixel C.
  • the data from the field delay is pixel E.
  • the data is pixel A.
  • Pixels A and E are multiplied by 0.5 and added together at 318.
  • the value generated, (A+E)/2 is then subtracted from pixel C at 324 and the absolute value taken at 326, resulting in a first value
  • the output of the horizontal delay 316, resulting in pixel A is combined with the output of horizontal delay 320, pixel D, at 319. Both values are multiplied by 0.5 before being added together at 319.
  • the value for pixel B from horizontal delay 332 is subtracted at 322, resulting in (B-(A+D)/2) .
  • the absolute value of that value is taken at 328 resulting in a second value
  • the first and second values become the input of the circuitry in functional group 350 which is similar to the circuitry in functional group 250 from Figure 2A.
  • FIGS. 2A and 3 are field difference implementations of proscan, with Figure 3 giving an example of an enhanced field differencing approach.
  • Figure 4 show a frame difference implementation.
  • Functional group 410 has one field delay 412 which allows the storage of the previous field to the current field. It also has another field delay 414 which stores the next most previous field.
  • Field 1 had been the current field in which pixel X was sought.
  • Field 2 is the current field.
  • Field 1 is the previous field
  • Field 0 is the next most previous field. Since the input is interlaced, with every other line in any given field, Field 0 and Field 2 have the same line numbers in them, either odd or even.
  • Functional group 410 computes the difference between the pixels positioned the same in each field. For example, if pixel B were pixel 1, line 4, in Field 2, its value would be compared to pixel J, pixel 1, line 4 in Field 0. The frame differences for the two lines on either side of pixel X would be found and sent to functional group 450 which is similar to functional group 250 from figure 2A. One difference between these circuit elements is the addition of an extra horizontal delay 452. This is necessary because the maximum of four values (the frame differences) is sought. The data resulting from this embodiment on line 490, because of the use of more pixels, provides even better picture quality.
  • the resulting data on line 490 which implements the same equation from Figures 2A and 3, also takes into account the position and value of pixel A, from Field 1. This is necessary because pixel A is at the same position of pixel X.
  • additional cost results from the addition of enough memory to allow the retention of two fields of data instead of just one, and the addition of enough memory for the retention of another line of data, for the extra horizontal delay. The higher precision is obtained at a higher system cost.
  • the system can use that field to toggle between the two fields. This eliminates the tearing in the picture displayed.
  • the ideal system would include the processing capability to allow it to be upgraded.
  • the processing capability to allow it to be upgraded when a consumer decides to purchase a set, that consumer could buy the lowest priced set, with the least expensive proscan implementation set out above. Over time, the consumer would have the opportunity to upgrade the system with only the addition of memory and a change in the processor's function, most likely controlled by software. Consumers that can afford the more expensive proscan implementation could purchase the same set with the additional memory and software already installed.

Abstract

A television system (10) with interlaced to progressive scan conversion. The system receives interlaced television signals then converts them to progressively scanned data using either field differencing, enhanced field differencing, frame differencing or other temporal processing depending upon which implementation is used. The implementation used depends upon which configuration of the system (10) was purchased, and can be changed with an upgrade to one of the more expensive implementations.

Description

    FIELD OF THE INVENTION
  • The invention relates to television systems, more particularly to progressively scanned digital televisions.
  • BACKGROUND OF THE INVENTION
  • Broadcast television signals typically arrive at the receiver in interlaced format. That is, each video frame to be displayed arrives as two fields. The first field contains either the even-numbered lines or the odd-numbered lines. The second field contains the opposite set of lines.
  • The television displays the frames such that the viewer cannot really tell that they are two fields. However, recent innovations in the broadcast television area include progressive scanning. In progressive scanning (proscan), the interlaced fields are combined before being display, and then the entire frame is displayed. In a cathode-ray tube (CRT) television, this means that the electron gun or guns that scan the picture do so with the entire frame of data rather than scanning either the even or odd lines first, then following with the opposite lines.
  • In some embodiments of television systems, no CRT is used. These televisions use arrays of individually controllable elements, such as liquid crystal devices, or digital micromirror devices, etc. (LCDs or DMDs, respectively). Because there is no scanning gun in these systems, they will typically have to de-interlace the fields before display, then put the entire frame onto the activation circuitry for the array of individual elements.
  • This can cause problems by raising the system cost and requiring higher level circuitry to perform these functions.
  • Without the ability to implement proscan, however, the other advantages of using spatial light modulators, including completely digital television (digital from input to output) and sharper pictures with better resolution, become overshadowed by the high cost.
  • A method is needed, therefore, to allow a system using spatial light modulators to convert from interlaced to proscan without a sharp increase in the system cost.
  • SUMMARY OF THE INVENTION
  • A television system that receives interlaced signals is disclosed. The system receives the interlaced signals then converts them to progressively scanned data using one of several processing methods, depending upon the configuration of the system purchased. The configurations vary in cost, but can be easily upgraded to include the more expensive processing methods.
  • It is an advantage of the system in that it offers one system to a wide range of purchasers, making manufacture simpler yet reaching more consumers.
  • It is an advantage of the system in that it includes all of the necessary processing power to implement the more complex methods of interlaced to progressive scan conversion, thereby making upgrades easier to install.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention and for further advantages thereof, reference is now made to the following Detailed Description taken in conjunction with the accompanying Drawings in which:
    • Figure 1 shows a block diagram of a television system using spatial light modulators;
    • Figures 2A-B show block diagrams illustrating a first embodiment of field difference interlaced to progressive scan conversion;
    • Figure 3 shows a block diagram of a circuit for implementing a second embodiment of field difference interlaced to progressive scan conversion;
    • Figure 4 shows a block diagram of a circuit for implementing a frame difference interlaced to progressive scan conversion; and
    • Figure 5 shows a block diagram of a circuit for implementing a temporally filtered interlaced to progressive scan conversion.
    DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • A television receiver 10 that converts from the current standard of analog television transmission to digital signals is shown in Figure 1. The requirement of analog to digital (A/D) conversion is not necessary for the operation of the present invention. In some manner, however, a digital signal must be produced. The incoming interlaced video signal comes into the receiver at signal interface (I/F) 11. At this point, if the incoming signal is not already digital, it is digitized by A/D conversion.
  • The current invention can be utilized either before or after the incoming signal undergoes color space conversion. The interlace to progressive scan (proscan) conversion can either be performed on the chrominance and luminance (C and Y) components of the signal, or on the red-green-blue (RGB) converted signal. The color space conversion may occur either in the signal interface unit 11 or in processor 12 of receiver 10 in Figure 1.
  • The interlace to proscan conversion would most likely be performed in the processor 12, although it could be accomplished in the interface unit 11 if so desired.
  • Regardless of where the conversion takes place, the converted signal, after undergoing any other processing that may be desired by the processor 12, is sent to a display memory 14. Master timing unit 22 controls the timing of the signals between the processor 12 and the display memory 14 and between the display memory 14 and spatial light modulator 16.
  • The spatial light modulator 16 includes an x-y array of individually controllable elements. Each element includes activation circuitry which causes the individual element to affect light from light source 18 in response to a signal stored in the display memory 14. The cumulative effect of each array of elements responding to signals transmitted from the display memory 14 forms an exemplary image 20 after magnification. Examples of spatial light modulators 16 include liquid crystal devices, and digital micromirror devices, etc.
  • The above description of the system in which the proscan conversion process is accomplished is not intended to be exclusive of other possible combinations of system elements. It merely serves as an example.
  • Unlike conventional (such as CRT) monitors, spatial light modulators do not use CRT guns to scan the picture. Instead, they display an entire frame of data at any one time, and therefore, the incoming interlaced fields must be merged to create one frame. Under typical standards such as NTSC and PAL, the incoming frame comes in two fields. In NTSC, for example, the first field contains the even-numbered lines and the second field contains the odd-numbered lines for the same frame. In order to display this upon the face of a spatial light modulator, the data must be merged into one frame of data, stored in memory and sent to the modulator's activation circuitry at the same time.
  • The addition of this circuitry can significantly increase the price of televisions using spatial light modulators. However, Figures 2A, and 3-5 show several embodiments of the current invention that allow for proscan conversion and require a minimum amount of circuitry.
  • The lowest-priced embodiment of the present invention is shown in Figure 2A.
    For all of the processes, a defined system of labels will be helpful. Field 1 will be the current field, with Field 0 being the immediately previous field. The pixel the process is trying to produce is pixel X in Field 1. The pixels used in this process will be pixel A, which is on the same line from Field 0. Pixels B and C are from Field 1, pixel B is above pixel X, and pixel C is below pixel X.
    Figure imgb0001
  • The first adaptable proscan circuit generally implements finding pixel X by finding the minimum between (A-B) and (A-C). This is accomplished by the circuit shown schematically in Figure 2A. For ease of discussion, the circuit has been broken into three function groups, designated by boxes 210, 230 and 250. The incoming data on line 212 is pixel C. Looking now at function group 210, after the horizontal delay 214, line 216 carries pixel B. After a field delay 218, line 220 carries pixel A. Substraction of lines 212 (pixel C), and lines 220 (pixel A) is accomplished at 226, and the resulting value is converted to an absolute value at 222. At 228, the subtraction of lines 216 (pixel B) and 220 (pixel A) is accomplished. The absolute value is obtained at 224. The absolute values determined at 222 and 224 then enter functional group 250.
  • At 252 a comparator or similar circuit element is used to determine the minimum between the two absolute values |A-B| and |A-C|. A constant value depending upon system parameters is then subtracted from the resulting minimum at 254. The value of the constant can be varied, if necessary, depending upon system noise characteristics. A non-linear operation at 256 performs thresholding to eliminate small difference signal values due to noise. It also reduces the resolution of the difference signal to 4-bits. The functions of removing the constant at 254 and nonlinearity compensation at 256 can be merged together. The resulting non-linear operation is shown graphically in Figure 2B.
  • The data then undergoes a determination as to what pixel has horizontal maximum, using a 7-tap H MAX filter at 258. The current value of the motion signal at pixel X is compared to 3 pixels on either side of it. Similarly, using the horizontal delays 260 and 264, the pixels on either side of pixel X vertically are compared for determination of the maximum. The first comparison is performed by MAX 268, between the pixel and one of its vertical neighbors. The maximum is then passed to MAX 270, where it is compared to its other neighbor, from delay 264. The purpose of the MAX function is to expand the detected motion signal to cover areas of non-detection. To avoid erroneous motion detection, the data then passes through vertical low pass filter (VLPF) 272 and horizontal low pass filter (HLPF) 274, respectively.
  • Another constant is removed from the data at 275, and it undergoes another nonlinearity adjustment at 276. The resultant signal from function group 250 is the motion signal k, on line 278. This data is passed to mixing circuit 236 for processing with the output of functional group 230.
  • In functional group 230, the values for pixel C on line 212, the value for pixel B out of delay 232, and the value of pixel A from line 220 are used. Pixels B and C are added at 234 together after being multiplied by 0.5. This value and the value of pixel A are sent to the mixing circuit 236, which is an arithmetic operation circuit and generates resultant signal 290 which equals k(C+B)/2+(1-k)A
    Figure imgb0002
    . This value is the value assigned to pixel X in the proscan conversion.
  • The above process is implemented in a single processor, or the function may be spread over several processors, to find the missing pixel X. Repetitions of this process allow generation of the line between the two lines B and C in Field 1. This in turn allows the system to convert the interlaced input to progressively scanned data for display. The approach discussed above is a field-differencing approach.
  • More expensive variations are shown in Figures 3-5. The increase in expense comes from the increase in memory or processing power, or both. The circuit elements contained in function group 250 from Figure 2A are similar to these in function group 350 in Figure 3, so box 350 does not require any discussion relevant to Figure 3. Functional groups 310 and 330 varies slightly from functional groups 210 and 230 from Figure 2A, respectively.
  • The higher cost comes from additional memory necessary in this embodiment. Instead of using only pixels A, B and C, this embodiment also uses pixels D and E. Pixels D and E are from Field 0, and are the vertical neighbors of pixel A, with pixel D being the above vertical neighbor and pixel E being the below vertical neighbor as shown hereinbelow.
    Figure imgb0003
  • In functional group 310, the incoming data at line 312 is again that of pixel C. After a field delay 314, the data from the field delay is pixel E. After a one line horizontal delay at 316, the data is pixel A. Pixels A and E are multiplied by 0.5 and added together at 318. The value generated, (A+E)/2
    Figure imgb0004
    , is then subtracted from pixel C at 324 and the absolute value taken at 326, resulting in a first value |C-(A+E)/2|
    Figure imgb0005
    for input into functional group 350. Meanwhile, the output of the horizontal delay 316, resulting in pixel A, is combined with the output of horizontal delay 320, pixel D, at 319. Both values are multiplied by 0.5 before being added together at 319. The value for pixel B from horizontal delay 332 is subtracted at 322, resulting in (B-(A+D)/2)
    Figure imgb0006
    . The absolute value of that value is taken at 328 resulting in a second value |B-(A+D)/2|
    Figure imgb0007
    for input into functional group 350. The first and second values become the input of the circuitry in functional group 350 which is similar to the circuitry in functional group 250 from Figure 2A.
  • The added cost of this system results from the memory required for the two additional line delays, but only one additional line memory is needed because of common use of the line memory, applied to Field 0, which allow the use of pixels B and D. The final output of this embodiment is a more exact motion signal k on line 378. When mixing circuit 336 produces the result, k(C+B)/2 + (1-k)A
    Figure imgb0008
    on line 390, the more precise value for k on line 378 gives a better approximation of the pixel X. As the circuit performs these functions on every pixel in the missing line, then repeats for every line, the resulting proscan data has better picture quality.
  • The embodiments of proscan shown in Figures 2A and 3 are field difference implementations of proscan, with Figure 3 giving an example of an enhanced field differencing approach. Figure 4 show a frame difference implementation. Functional group 410 has one field delay 412 which allows the storage of the previous field to the current field. It also has another field delay 414 which stores the next most previous field. Above Field 1 had been the current field in which pixel X was sought. In this implementation, Field 2 is the current field. Field 1 is the previous field, and Field 0 is the next most previous field. Since the input is interlaced, with every other line in any given field, Field 0 and Field 2 have the same line numbers in them, either odd or even.
  • Functional group 410 computes the difference between the pixels positioned the same in each field. For example, if pixel B were pixel 1, line 4, in Field 2, its value would be compared to pixel J, pixel 1, line 4 in Field 0. The frame differences for the two lines on either side of pixel X would be found and sent to functional group 450 which is similar to functional group 250 from figure 2A. One difference between these circuit elements is the addition of an extra horizontal delay 452. This is necessary because the maximum of four values (the frame differences) is sought. The data resulting from this embodiment on line 490, because of the use of more pixels, provides even better picture quality.
  • The resulting data on line 490, which implements the same equation from Figures 2A and 3, also takes into account the position and value of pixel A, from Field 1. This is necessary because pixel A is at the same position of pixel X. However, additional cost results from the addition of enough memory to allow the retention of two fields of data instead of just one, and the addition of enough memory for the retention of another line of data, for the extra horizontal delay. The higher precision is obtained at a higher system cost.
  • The most expensive proscan implementation of those shown here is shown in Figure 5. Functional group 510 in Figure 5 is similar to functional group 410 in Figure 4. Function group 530 in Figure 5 is similar to functional groups 230, 330 and 430 in Figures 2A, 3 and 4, respectively. The differences between functional group 450 in Figure 4 and functional group 550 in Figure 5 start at extra field delay 552. Additionally, the addition of the constants has been eliminated as has two of the horizontal delay lines. This implementation, which will be referred to as a temporal implementation or approach, uses the previous 2 fields. The current field is now Field 3. The addition of the extra field give more information into the processing circuitry, again resulting in an even higher amount of precision in the approximation of pixel X. However, the additional memory for the retention of yet another field increases the system cost.
  • All of the above embodiments of proscan perform the necessary function of interlaced-to-progressive-scan conversion. However, additional advantages become more obvious if the system includes options for special features, like pause or freeze. In a typical system in pause mode, for example, the system will redisplay a given field until the viewer desires the system to continue normal display. The use of freeze or pause causes "tears" or jagged edges to the picture. Since most systems use the equation k(C+B)/2 + (l-k)A
    Figure imgb0009
    to create the missing field, tears result because the motion signal is zero. The same field is being redisplayed, so there is no motion.
  • In the above embodiments, because there is at least one previous field already retained, the system can use that field to toggle between the two fields. This eliminates the tearing in the picture displayed.
  • In the above embodiments of the invention, the ideal system would include the processing capability to allow it to be upgraded. In this manner, when a consumer decides to purchase a set, that consumer could buy the lowest priced set, with the least expensive proscan implementation set out above. Over time, the consumer would have the opportunity to upgrade the system with only the addition of memory and a change in the processor's function, most likely controlled by software. Consumers that can afford the more expensive proscan implementation could purchase the same set with the additional memory and software already installed.

Claims (6)

  1. A television system which receives interlaced signals, comprising:
    a receiver for receiving said interlaced signals;
    a processor for converting said interlaced signals into progressively scanned data, wherein said processor is operable to use one of several methods of converting said interlaced signals;
    memory in communication with said processor for receiving data during and after said conversion, wherein said memory is capable of being expanded to include more memory; and
    a spatial light modulator for displaying said converted signals as a progressively scanned video image.
  2. The system in claim 1 wherein one of said methods of converting said interlaced signals uses field differencing.
  3. The system in claim 2, wherein one of said methods of converting said interlaced signals uses enhanced field differencing.
  4. The system in claim 3, wherein one of said methods of converting said interlaced signals uses frame differencing.
  5. The system in claim 4, wherein said processor operates temporally on said interlaced signals.
  6. The system in claim 5, wherein said system is capable to toggle between two fields in a special mode, resulting in a still picture with reduced artifacts.
EP96106768A 1995-04-27 1996-04-29 Improvements relating to a progressive scan television Expired - Lifetime EP0740468B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43077495A 1995-04-27 1995-04-27
US430774 1995-04-27

Publications (2)

Publication Number Publication Date
EP0740468A1 true EP0740468A1 (en) 1996-10-30
EP0740468B1 EP0740468B1 (en) 2002-02-27

Family

ID=23708964

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96106768A Expired - Lifetime EP0740468B1 (en) 1995-04-27 1996-04-29 Improvements relating to a progressive scan television

Country Status (5)

Country Link
US (1) US6320620B1 (en)
EP (1) EP0740468B1 (en)
JP (1) JP4335979B2 (en)
KR (1) KR960039839A (en)
DE (1) DE69619430T2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000079791A1 (en) * 1999-06-17 2000-12-28 3M Innovative Properties Company Freeze-frame function in an electronic projection system
US6580470B1 (en) 1997-02-12 2003-06-17 Digital Projection Limited Display apparatus for displaying an image representative of an interlaced video signal

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7375760B2 (en) * 2001-12-31 2008-05-20 Texas Instruments Incorporated Content-dependent scan rate converter with adaptive noise reduction
JP4390506B2 (en) * 2003-09-02 2009-12-24 三洋電機株式会社 Horizontal contour correction circuit
US8280183B2 (en) * 2008-06-05 2012-10-02 Texas Instruments Incorporated Noise robust contrast-enhancement engine employing IIR filters

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4215397A (en) * 1978-08-24 1980-07-29 Texas Instruments Incorporated Automatic end-of-scan control system for a programmable process controller with expandable memory
EP0415325A2 (en) * 1989-09-01 1991-03-06 Matsushita Electric Industrial Co., Ltd. Video signal processing apparatus
EP0444947A2 (en) * 1990-03-01 1991-09-04 Texas Instruments Incorporated Improved definition television
US5386237A (en) * 1992-11-23 1995-01-31 Thomson Consumer Electronics S.A. Method and apparatus for adaptive progressive scan conversion
US5398071A (en) * 1993-11-02 1995-03-14 Texas Instruments Incorporated Film-to-video format detection for digital television

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5192946A (en) * 1989-02-27 1993-03-09 Texas Instruments Incorporated Digitized color video display system
JP2732650B2 (en) * 1989-02-28 1998-03-30 株式会社東芝 Vertical edge detection circuit
US5027201A (en) * 1989-12-21 1991-06-25 Rca Licensing Corporation Motion detection apparatus as for an interlace to non-interlace scan converter
JP3271143B2 (en) * 1990-10-22 2002-04-02 ソニー株式会社 Video signal processing circuit
US5291280A (en) * 1992-05-05 1994-03-01 Faroudja Y C Motion detection between even and odd fields within 2:1 interlaced television standard

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4215397A (en) * 1978-08-24 1980-07-29 Texas Instruments Incorporated Automatic end-of-scan control system for a programmable process controller with expandable memory
EP0415325A2 (en) * 1989-09-01 1991-03-06 Matsushita Electric Industrial Co., Ltd. Video signal processing apparatus
EP0444947A2 (en) * 1990-03-01 1991-09-04 Texas Instruments Incorporated Improved definition television
US5386237A (en) * 1992-11-23 1995-01-31 Thomson Consumer Electronics S.A. Method and apparatus for adaptive progressive scan conversion
US5398071A (en) * 1993-11-02 1995-03-14 Texas Instruments Incorporated Film-to-video format detection for digital television

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
MARKANDEY V ET AL: "MOTION ADAPTIVE DEINTERLACER FOR DMD (DIGITAL MICROMIRROR DEVICE) BASED DIGITAL TELEVISION", IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, vol. 40, no. 3, 1 August 1994 (1994-08-01), pages 735 - 741, XP000471243 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6580470B1 (en) 1997-02-12 2003-06-17 Digital Projection Limited Display apparatus for displaying an image representative of an interlaced video signal
WO2000079791A1 (en) * 1999-06-17 2000-12-28 3M Innovative Properties Company Freeze-frame function in an electronic projection system

Also Published As

Publication number Publication date
KR960039839A (en) 1996-11-25
EP0740468B1 (en) 2002-02-27
DE69619430D1 (en) 2002-04-04
JPH09102935A (en) 1997-04-15
US6320620B1 (en) 2001-11-20
JP4335979B2 (en) 2009-09-30
DE69619430T2 (en) 2002-10-10

Similar Documents

Publication Publication Date Title
US5671018A (en) Motion adaptive vertical scaling for interlaced digital image data
US4509071A (en) Double-scanning non-interlace television receiver
US5671298A (en) Image scaling using cubic filters
US6717622B2 (en) System and method for scalable resolution enhancement of a video image
KR100412004B1 (en) Progressive scan conversion of film mode
US6239842B1 (en) Method of de-interlacing video signals using a mixed mode spatial and temporal approximation technique
KR100261638B1 (en) Video System and Method of Using Same
EP0647070A2 (en) Improvements in or relating to digital television
US4521802A (en) Double-scanning non-interlace color television receiver
KR100332329B1 (en) Image signal converting apparatus
US5999227A (en) Special features for digital television
US6320620B1 (en) Low cost progressive scan television with special features
US5581306A (en) Vertical scaling for digital image data with aperture correction
EP1600005B1 (en) Processing signals for a color sequential display
US6580470B1 (en) Display apparatus for displaying an image representative of an interlaced video signal
EP0851388B1 (en) Picture processing apparatus and method
US5717466A (en) Circuit for interpolating scan lines of a video signal and method of using same
EP0762737A2 (en) Improvements in display systems
EP0762749A2 (en) Video signal processing system for a video display system
KR19990050860A (en) Camera's spatial resolution enhancement device
KR20000057294A (en) Method and circuit configuration for producing a series of progressive pictures
JPH066734A (en) Method for scanning line of liquid crystal panel in projector using same panel
JPH03263985A (en) Projection type display device
KR19980081824A (en) Image quality correction circuit
JPH04306988A (en) Television receiver

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19970311

17Q First examination report despatched

Effective date: 19981002

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

REF Corresponds to:

Ref document number: 69619430

Country of ref document: DE

Date of ref document: 20020404

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20021128

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20070627

Year of fee payment: 12

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080429

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20110331

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20110328

Year of fee payment: 16

Ref country code: DE

Payment date: 20110429

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20110420

Year of fee payment: 16

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20121101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20120429

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20121228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120429

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69619430

Country of ref document: DE

Effective date: 20121101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20121101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20121101