EP0952695A3 - Bit error rate measuring circuit using synchronous word and color code - Google Patents

Bit error rate measuring circuit using synchronous word and color code Download PDF

Info

Publication number
EP0952695A3
EP0952695A3 EP99107324A EP99107324A EP0952695A3 EP 0952695 A3 EP0952695 A3 EP 0952695A3 EP 99107324 A EP99107324 A EP 99107324A EP 99107324 A EP99107324 A EP 99107324A EP 0952695 A3 EP0952695 A3 EP 0952695A3
Authority
EP
European Patent Office
Prior art keywords
signal
latch
synchronous word
color code
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP99107324A
Other languages
German (de)
French (fr)
Other versions
EP0952695A2 (en
Inventor
Takeshi Nec Saitama Ltd. Anzai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to EP03024521A priority Critical patent/EP1396955B1/en
Publication of EP0952695A2 publication Critical patent/EP0952695A2/en
Publication of EP0952695A3 publication Critical patent/EP0952695A3/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/20Arrangements for detecting or preventing errors in the information received using signal quality detector

Abstract

A bit error rate measuring circuit is disclosed which uses a synchronous word and a color code. A shift register stores serial data obtained by demodulating the received signal one bit at a time. A storing unit stores a synchronous word and a color code which are unscrambled data predicted to have been transmitted from a transmitting device. A synchronization detecting circuit detects synchronization between the serial data and a synchronous word and produces a latch signal and a reset signal at the timing of detecting the synchronization. A latch circuit latches the serial data when the latch signal is supplied. A comparator compares the signal latched by the latch circuit with the signal stored in the storing unit one bit at a time, to determine the number of error bits, that is as the number of mismatched bits. If a reset signal is not supplied for a predetermined period of time, a timing control circuit produces a forcible latch signal to make the synchronous detecting circuit produce the latch signal.
EP99107324A 1998-04-23 1999-04-20 Bit error rate measuring circuit using synchronous word and color code Ceased EP0952695A3 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP03024521A EP1396955B1 (en) 1998-04-23 1999-04-20 Bit error rate measuring circuit in cases synchronization cannot be established

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10113650A JP3123975B2 (en) 1998-04-23 1998-04-23 Bit error rate measuring method, measuring circuit, and receiving apparatus
JP11365098 1998-04-23

Related Child Applications (1)

Application Number Title Priority Date Filing Date
EP03024521A Division EP1396955B1 (en) 1998-04-23 1999-04-20 Bit error rate measuring circuit in cases synchronization cannot be established

Publications (2)

Publication Number Publication Date
EP0952695A2 EP0952695A2 (en) 1999-10-27
EP0952695A3 true EP0952695A3 (en) 2003-03-26

Family

ID=14617653

Family Applications (2)

Application Number Title Priority Date Filing Date
EP99107324A Ceased EP0952695A3 (en) 1998-04-23 1999-04-20 Bit error rate measuring circuit using synchronous word and color code
EP03024521A Expired - Lifetime EP1396955B1 (en) 1998-04-23 1999-04-20 Bit error rate measuring circuit in cases synchronization cannot be established

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP03024521A Expired - Lifetime EP1396955B1 (en) 1998-04-23 1999-04-20 Bit error rate measuring circuit in cases synchronization cannot be established

Country Status (5)

Country Link
EP (2) EP0952695A3 (en)
JP (1) JP3123975B2 (en)
CN (1) CN1134124C (en)
AU (1) AU755021B2 (en)
DE (1) DE69936321T2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2003294196A1 (en) * 2003-12-30 2005-07-21 Telefonaktiebolaget Lm Ericsson (Publ) Method and system for re-establishing context of data packet flows
CN101106444B (en) * 2006-07-11 2010-06-09 北京畅通达通信技术有限公司 Method for real test of error code class in data transfer circuit
KR102155412B1 (en) * 2018-03-12 2020-09-11 박예슬 Apparatus blade for weeder

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0195421A2 (en) * 1985-03-22 1986-09-24 TELEFUNKEN Fernseh und Rundfunk GmbH Method and arrangement for the synchronisation of digital information signals
EP0305036A2 (en) * 1987-08-25 1989-03-01 Hewlett-Packard Company Pseudorandom word sequence synchronizer
EP0463752A2 (en) * 1990-06-29 1992-01-02 Digital Equipment Corporation Pattern matching circuit
US5351245A (en) * 1991-10-02 1994-09-27 Motorola Inc. Bit error rate detection method
US5432796A (en) * 1991-03-14 1995-07-11 Alcatel N. V. Line Monitoring for SDH signals
JPH09307531A (en) * 1996-05-16 1997-11-28 Japan Radio Co Ltd Method and device for bit error rate measurement

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3170588B2 (en) * 1992-10-08 2001-05-28 日本オプネクスト株式会社 Optical receiver test method
JPH07225263A (en) * 1994-02-09 1995-08-22 Advantest Corp Bit-error measuring instrument
JP3090856B2 (en) * 1994-11-08 2000-09-25 三洋電機株式会社 Error rate measurement device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0195421A2 (en) * 1985-03-22 1986-09-24 TELEFUNKEN Fernseh und Rundfunk GmbH Method and arrangement for the synchronisation of digital information signals
EP0305036A2 (en) * 1987-08-25 1989-03-01 Hewlett-Packard Company Pseudorandom word sequence synchronizer
EP0463752A2 (en) * 1990-06-29 1992-01-02 Digital Equipment Corporation Pattern matching circuit
US5432796A (en) * 1991-03-14 1995-07-11 Alcatel N. V. Line Monitoring for SDH signals
US5351245A (en) * 1991-10-02 1994-09-27 Motorola Inc. Bit error rate detection method
JPH09307531A (en) * 1996-05-16 1997-11-28 Japan Radio Co Ltd Method and device for bit error rate measurement

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 03 27 February 1998 (1998-02-27) *

Also Published As

Publication number Publication date
DE69936321D1 (en) 2007-07-26
AU2396299A (en) 1999-11-04
CN1237837A (en) 1999-12-08
JP3123975B2 (en) 2001-01-15
CN1134124C (en) 2004-01-07
JPH11308198A (en) 1999-11-05
EP0952695A2 (en) 1999-10-27
EP1396955A3 (en) 2004-03-17
DE69936321T2 (en) 2007-10-11
EP1396955A2 (en) 2004-03-10
AU755021B2 (en) 2002-11-28
EP1396955B1 (en) 2007-06-13

Similar Documents

Publication Publication Date Title
US20040233917A1 (en) Bi-directional single wire interface
KR940025224A (en) Repeater security system
US6104770A (en) Apparatus of detecting synchronization signal and method of detecting synchronization signal
CA2122904A1 (en) Method and apparatus for decoding manchester encoded data
EP0952695A3 (en) Bit error rate measuring circuit using synchronous word and color code
CA2021295A1 (en) Polarity detector for subscriber lines
GB1471419A (en) Signal conversion system
WO2004045078A3 (en) High-speed analog-to-digital conversion with improved robustness to timing uncertainty
US4733395A (en) Digital word generator
BR9913320A (en) Security system
GB1318824A (en) Error-measurement systems
EP0530030B1 (en) Circuit for detecting a synchronizing signal in frame synchronized data transmission
FI80179C (en) LEDNING AV RAMINTERVALLSIGNALER.
US4551720A (en) Packet switching system
US4852128A (en) Optical communications transmitter and receiver
US5742135A (en) System for maintaining polarity synchronization during AMI data transfer
US5163072A (en) Optical communications transmitter and receiver
US5025459A (en) Optical communications transmitter and receiver
WO2002023774A3 (en) Methods and apparatuses for time and space switching of sonet framed data
US6567487B1 (en) Method for the sampling of biphase coded digital signals
US5208840A (en) Method and arrangement for detecting framing bit sequence in digital data communications system
CA2099838A1 (en) Method of Extracting Data Words from a Binary Serial Bit Stream
RU1837348C (en) Device for transmitting and receiving information
CA2072695A1 (en) Detecting location of time slot where data begins using pointer in justification or stuffing synchronous tdm
CA2356091A1 (en) Digital key telephone set and digital key telephone system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20030224

17Q First examination report despatched

Effective date: 20030723

AKX Designation fees paid

Designated state(s): DE FR GB IT

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20051106