EP1061443A3 - Flow control in adaptive pipelines - Google Patents

Flow control in adaptive pipelines Download PDF

Info

Publication number
EP1061443A3
EP1061443A3 EP00304562A EP00304562A EP1061443A3 EP 1061443 A3 EP1061443 A3 EP 1061443A3 EP 00304562 A EP00304562 A EP 00304562A EP 00304562 A EP00304562 A EP 00304562A EP 1061443 A3 EP1061443 A3 EP 1061443A3
Authority
EP
European Patent Office
Prior art keywords
available
tasks
flow control
pipelines
adaptive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00304562A
Other languages
German (de)
French (fr)
Other versions
EP1061443A2 (en
Inventor
Raja Neogi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Arris Technology Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of EP1061443A2 publication Critical patent/EP1061443A2/en
Publication of EP1061443A3 publication Critical patent/EP1061443A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G06F9/4887—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues involving deadlines, e.g. rate based, periodic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/48—Indexing scheme relating to G06F9/48
    • G06F2209/485—Resource constraint

Abstract

A flow control method for active pipelines segments macro processes into tasks. Each time a coprocessing device becomes available, a scheduling algorithm is run to determine which task is dispatched to the available coprocessing device for execution. The scheduling algorithm determines a slack time to meet deadline for each of the tasks and ranks the tasks accordingly, with the tasks having the shorter slack times having the higher ranking. The highest ranked task that has a buffer available to read data from and a buffer available to write data into is dispatched for execution by the available coprocessing device.
EP00304562A 1999-06-01 2000-05-30 Flow control in adaptive pipelines Withdrawn EP1061443A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US32359299A 1999-06-01 1999-06-01
US323592 1999-06-01

Publications (2)

Publication Number Publication Date
EP1061443A2 EP1061443A2 (en) 2000-12-20
EP1061443A3 true EP1061443A3 (en) 2003-01-22

Family

ID=23259867

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00304562A Withdrawn EP1061443A3 (en) 1999-06-01 2000-05-30 Flow control in adaptive pipelines

Country Status (2)

Country Link
EP (1) EP1061443A3 (en)
JP (1) JP2000353099A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8266388B2 (en) 2002-11-22 2012-09-11 Qst Holdings Llc External memory controller
US8356161B2 (en) 2001-03-22 2013-01-15 Qst Holdings Llc Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements
US8533431B2 (en) 2001-03-22 2013-09-10 Altera Corporation Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US8767804B2 (en) 2001-05-08 2014-07-01 Qst Holdings Llc Method and system for reconfigurable channel coding

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7249242B2 (en) 2002-10-28 2007-07-24 Nvidia Corporation Input pipeline registers for a node in an adaptive computing engine
US7752419B1 (en) 2001-03-22 2010-07-06 Qst Holdings, Llc Method and system for managing hardware resources to implement system functions using an adaptive computing architecture
US7653710B2 (en) 2002-06-25 2010-01-26 Qst Holdings, Llc. Hardware task manager
US7046635B2 (en) 2001-11-28 2006-05-16 Quicksilver Technology, Inc. System for authorizing functionality in adaptable hardware devices
US6986021B2 (en) 2001-11-30 2006-01-10 Quick Silver Technology, Inc. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements
US8412915B2 (en) 2001-11-30 2013-04-02 Altera Corporation Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements
US7215701B2 (en) 2001-12-12 2007-05-08 Sharad Sambhwani Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
US7403981B2 (en) 2002-01-04 2008-07-22 Quicksilver Technology, Inc. Apparatus and method for adaptive multimedia reception and transmission in communication environments
US7328414B1 (en) 2003-05-13 2008-02-05 Qst Holdings, Llc Method and system for creating and programming an adaptive computing engine
US7660984B1 (en) 2003-05-13 2010-02-09 Quicksilver Technology Method and system for achieving individualized protected space in an operating system
US8108656B2 (en) 2002-08-29 2012-01-31 Qst Holdings, Llc Task definition for specifying resource requirements
US7937591B1 (en) 2002-10-25 2011-05-03 Qst Holdings, Llc Method and system for providing a device which can be adapted on an ongoing basis
US8276135B2 (en) 2002-11-07 2012-09-25 Qst Holdings Llc Profiling of software and circuit designs utilizing data operation analyses
JP4519082B2 (en) * 2006-02-15 2010-08-04 株式会社ソニー・コンピュータエンタテインメント Information processing method, moving image thumbnail display method, decoding device, and information processing device
JP4756553B2 (en) * 2006-12-12 2011-08-24 株式会社ソニー・コンピュータエンタテインメント Distributed processing method, operating system, and multiprocessor system
US10643157B2 (en) 2015-02-03 2020-05-05 Oracle International Corporation Task progress update history visualization system
US10496943B2 (en) 2015-03-30 2019-12-03 Oracle International Corporation Visual task assignment system
EP3394747A1 (en) * 2015-12-21 2018-10-31 Telefonaktiebolaget LM Ericsson (publ) Priority trainer for many core processing system
CN109992382B (en) * 2017-12-29 2021-06-01 浙江宇视科技有限公司 Task scheduling method and device and task scheduler

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
ALTENBERND P ET AL: "The Slack Method: a new method for static allocation of hard real-time tasks", REAL-TIME SYSTEMS, vol. 15, no. 2, September 1998 (1998-09-01), KLUWER ACADEMIC PUBLISHERS, NETHERLANDS, pages 103 - 130, XP000790353, ISSN: 0922-6443 *
DERTOUZOS M L ET AL: "Multiprocessor online scheduling of hard-real-time tasks", IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, vol. 15, no. 12, December 1989 (1989-12-01), USA, pages 1497 - 1506, XP002221582, ISSN: 0098-5589 *
GOVINDAN R ET AL: "SCHEDULING AND IPC MECHANISMS FOR CONTINUOUS MEDIA", OPERATING SYSTEMS REVIEW (SIGOPS), ACM HEADQUARTER. NEW YORK, US, vol. 25, no. 5, 1991, pages 68 - 80, XP000288303 *
JONG-PYNG LI ET AL: "REAL-TIME VIRTUAL CHANNEL FLOW CONTROL", PROCEEDINGS OF THE ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS. PHOENIX, APR. 12 - 15, 1994, NEW YORK, IEEE, US, vol. CONF. 13, 12 April 1994 (1994-04-12), pages 97 - 103, XP000462542 *
KALOGERAKI V ET AL: "Using multiple feedback loops for object profiling, scheduling and migration in soft real-time distributed object systems", PROCEEDINGS 2ND IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING (ISORC'99) (CAT. NO.99-61702), PROCEEDINGS OF 2ND IEEE INTERNATIONAL SYMPOSIUM: OBJECT-REAL-TIME DISTRIBUTED COMPUTING, SAINT-MALO, FRANCE, 2 May 1999 (1999-05-02) - 5 May 1999 (1999-05-05), 1999, Los Alamitos, CA, USA, IEEE Comput. Soc, USA, pages 291 - 300, XP010340611, ISBN: 0-7695-0207-5 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8356161B2 (en) 2001-03-22 2013-01-15 Qst Holdings Llc Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements
US8533431B2 (en) 2001-03-22 2013-09-10 Altera Corporation Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US8543795B2 (en) 2001-03-22 2013-09-24 Altera Corporation Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US9164952B2 (en) 2001-03-22 2015-10-20 Altera Corporation Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US8767804B2 (en) 2001-05-08 2014-07-01 Qst Holdings Llc Method and system for reconfigurable channel coding
US8266388B2 (en) 2002-11-22 2012-09-11 Qst Holdings Llc External memory controller
US8769214B2 (en) 2002-11-22 2014-07-01 Qst Holdings Llc External memory controller node

Also Published As

Publication number Publication date
JP2000353099A (en) 2000-12-19
EP1061443A2 (en) 2000-12-20

Similar Documents

Publication Publication Date Title
EP1061443A3 (en) Flow control in adaptive pipelines
WO2004042574A3 (en) Computing machine having improved computing architecture and related system and method
Umble et al. Manage your projects for success: An application of the theory of constraints
EP1365321A3 (en) Multiprocessor system
US20100037234A1 (en) Data processing system and method of task scheduling
TW200732916A (en) Memory system with both single and consolidated commands
EP1501013A3 (en) Method and system for scheduling real-time periodic tasks
EP1788486A3 (en) Cooperative scheduling using coroutines and threads
FR2740579B1 (en) METHOD FOR SCHEDULING A JOB IN A CLUSTER COMPUTER SYSTEM AND ITS DEVICE
DE69938869D1 (en) SYSTEM AND METHOD FOR A MAIN PROGRAMMER
WO2008030672A3 (en) Systems and methods for masking latency of memory reorganization work in a compressed memory system
WO2003063018A3 (en) Functional pipelines
EP0806730A3 (en) Real time dispatcher
EP0880095A3 (en) Resource scheduler
WO2002039269A3 (en) Apparatus and method to reschedule instructions
CN1364261A (en) Method and apparatus for thread switching within multireaded processor
CN101310257A (en) Multi-processor system and program for causing computer to execute multi-processor system control method
JP2005505030A (en) Scheduling method in reconfigurable hardware architecture having multiple hardware configurations
EP0762270A3 (en) Microprocessor with load/store operation to/from multiple registers
EP1293901A3 (en) Distributed processing system, job distribution method and distribution program
CN101529383A (en) Task processing device
FR2849226B1 (en) METHOD AND DEVICE FOR SECURING THE EXECUTION OF A COMPUTER PROGRAM
WO2006055282A3 (en) Efficient multiprocessor system and methods thereof
EP1039366A3 (en) Data transfer request processing scheme for reducing mechanical actions in data storage system
CN1092189A (en) Be used for appointed method and system in superscalar processor system index intermediate store buffering

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VIDEOTELE.COM, INC.

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TUT SYSTEMS, INC.

AKX Designation fees paid
REG Reference to a national code

Ref country code: DE

Ref legal event code: 8566

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20031119

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230520