EP1336248A4 - System and method of implementing a wireless communication system using a reconfigurable chip with a reconfigurable fabric - Google Patents

System and method of implementing a wireless communication system using a reconfigurable chip with a reconfigurable fabric

Info

Publication number
EP1336248A4
EP1336248A4 EP01998067A EP01998067A EP1336248A4 EP 1336248 A4 EP1336248 A4 EP 1336248A4 EP 01998067 A EP01998067 A EP 01998067A EP 01998067 A EP01998067 A EP 01998067A EP 1336248 A4 EP1336248 A4 EP 1336248A4
Authority
EP
European Patent Office
Prior art keywords
configuration
reconfigurable
communication system
reconfigurable chip
communication unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP01998067A
Other languages
German (de)
French (fr)
Other versions
EP1336248A2 (en
Inventor
Daniel J Pugh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of EP1336248A2 publication Critical patent/EP1336248A2/en
Publication of EP1336248A4 publication Critical patent/EP1336248A4/en
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
    • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
    • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
    • H04B2201/70707—Efficiency-related aspects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
    • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
    • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
    • H04B2201/70707—Efficiency-related aspects
    • H04B2201/7071—Efficiency-related aspects with dynamic control of receiver resources

Definitions

  • the present invention relates to communication systems, more particularly to wireless communication systems.
  • Wireless communication systems are typically implemented using integrated circuits.
  • ASICs application-specific integrated chips
  • This is especially done for wireless communication base stations, which can be used to service a large number of users.
  • FPGAs field programmable gate arrays
  • the FPGAs have a considerable down side.
  • the size and resulting cost of the FPGAs used to implement the complex algorithms used in wireless communication systems, especially base stations, can be significant. For this reason, it is desired to have a flexible yet inexpensive solution to the implementation of a computer communication system.
  • the present invention comprises using a reconfigurable chip with a background and foreground configuration plane to implement a communication system.
  • the wireless communication system can be a wireless communication system, for example, a wireless communication base station.
  • the reconfigurable chip allows a portion of the commumcation system algorithm to be loaded into the background configuration plane while another portion of the communication system algorithm operates as configured by the foreground configuration plane.
  • the configuration in the background plane can be quickly switched into the foreground plane. This is not possible with FPGAs.
  • FPGAs require a significant amount of time (in the range of one second) for the configuration loading. While this is acceptable in many situations, for communication algorithms, such as the multiple-step frame processing used in a wireless communication base station, the configuration needs to be switched much quicker.
  • Another embodiment of the present invention comprises a method of implementing a communication system comprising the step of loading a first portion of the communication design in the reconfigurable chip; running the first portion of the reconfigurable chip, and at least during part of the running step; loading a second portion of the configuration system design in the reconfigurable chip, and running the second portion of the communication design on the reconfigurable chip.
  • reconfigurable chip allows for the communication system design to be broken down into smaller configurations. This allows, for example, a smaller reconfigurable chip having foreground and background planes to be used in a situation where a larger FPGA would otherwise be needed. This can significantly reduce the cost of the communication system unit.
  • Fig. 1 illustrates an example of a reconfigurable chip with foreground and background configuration planes which can be used with the system of the present invention.
  • Fig. 2 A illustrates a preferable implementation of the switching between the foreground and background planes.
  • Fig. 2B shows a less preferred implementation of the switching between the foreground and background planes.
  • Figs. 3 A and 3B illustrate a single reconfigurable chip implemented such that it switches between three configuration functions.
  • Figs. 4 A and 4B illustrate two reconfigurable chips, one of which is implemented to switch between two commumcation system configurations.
  • Figs. 5 A and 5B illustrate the switching of a reconfigurable fabric between a path search configuration and a rake receiver configuration.
  • Fig. 6 is a flow chart illustrating the switching between a path searcher, rake receiver, and Viterbi configurations for a reconfigurable chip such as the system shown in Figs. 3 A and 3B.
  • Fig. 7 is a diagram illustrating the switching of the communication system configurations for a reconfigurable chip as well as the central processing unit processing during the different configurations for one embodiment of the system of the present invention.
  • Figs. 8 A and 8B illustrate a system using multiple reconfigurable chips, one of the reconfigurable chips switching between a Viterbi and Turbo configuration.
  • Fig. 9 illustrates a two-reconfigurable chip implementation of a CDMA communication system.
  • Fig. 10 illustrates the operation of the first reconfigurable chip in the system of Fig. 9.
  • Fig. 11 is a flow chart that illustrates the operation of the system shown in
  • Fig. 10 is an illustration of a reconfigurable chip 20 which can be used in one embodiment of the present invention.
  • the reconfigurable chip includes a foreground configuration plane 22 and a background configuration plane 24.
  • the foreground configuration plane 22 configures the elements of the reconfigurable fabric 26, such that a portion of the communication system design can be implemented.
  • the reconfigurable chip 20 also includes a processor 28 such as a reduced instruction set computing (RISC) central processing unit (CPU).
  • RISC reduced instruction set computing
  • CPU 28 runs portions of a communication system algorithm which are difficult to implement in the reconfigurable fabric.
  • the reconfigurable fabric 26 in a preferred embodiment, includes a number of configurable data path units, memory units, and interconnect elements.
  • the data path units include comparators, an arithmetic logic unit (ALU), and registers which are configurable to implement operations of the algorithm.
  • the reconfigurable fabric 26 also includes dedicated elements such as multipliers and memory elements. The memory elements can be used for storing data of the algorithm.
  • the configuration bits for the different configurations of the communication system are implemented by compiling the algorithm with a software compiler which allocates the reconfigurable elements in the reconfigurable fabric to portions of the algorithm.
  • the external memory 30 can be used to store the different configurations for the communication system algorithm. These configurations can be loaded using the memory access unit 32 and bus 34 into the background plane.
  • the background and foreground planes are interleaved with the reconfigurable elements in the fabric. The loading of the background plane is preferably done with a separate bus system from the data-connect lines used in the reconfigurable fabric 26. Additional details of the reconfigurable chip can be found from the disclosure of U.S. Patent No.
  • Fig. 2 A illustrates the preferred configuration of the switching between the foreground and background planes.
  • the background configuration memory element 40 is loadable from the external memory, while the foreground configuration memory element 42 configures the configurable unit 44 within the reconfigurable fabric.
  • the background plane is activated, the data in the background plane writes over the data in the foreground plane. If the old configuration needs to be run again, it is reloaded into the background plane.
  • Fig. 2B shows an alternate and less preferred embodiment in which the background configuration element 40' and foreground configuration element 42' are connected to the configurable unit 44' using a multiplexer 46. Due to the additional overhead of this embodiment, it has been found to be less preferable than the example of Fig. 2A.
  • Figs. 3 A and 3B illustrate a reconfigurable chip 50 which implements three portions of a wireless communication system.
  • the reconfigurable chip 50 is part of a base station unit which implements, within a frame 52 operation time, three different configurations: a path search configuration 52a, a rake receiver configuration 52b, and a Viterbi configuration 52c.
  • a path search configuration 52a a path search configuration
  • a rake receiver configuration 52b a rake receiver configuration
  • a Viterbi configuration 52c a Viterbi configuration
  • FIG. 4A illustrates an alternate system in which two reconfigurable chips, reconfigurable chip 54 and reconfigurable chip 56, are used.
  • a path search configuration 58a and rake receiver configuration 58b operate.
  • the reconfigurable chip 56 is implemented with a Viterbi configuration.
  • Figs. 5 A and 5B illustrate the switching between a path searcher configuration and a rake receiver configuration.
  • An example of this -switching is done at the transition between configurations 52a and 52b of Fig. 3B, and 58a and 58b of Fig. 4B.
  • the foreground configuration memory 60 contains the path searcher configuration. This configures the reconfigurable fabric 62 into the path search configuration, and the reconfigurable fabric implements the path searching portion of the computer system.
  • the rake receiver configuration is loaded into the background plane 64.
  • the reconfigurable fabric includes a memory unit which can allow data from one configuration to be accessed by a second configuration without requiring data transfer.
  • the rake receiver configuration from the background plane 64' can be loaded into the foreground plane 60' .
  • This then almost instantaneously configures the reconfigurable fabric 62' in the rake receiver configuration, which can be completely different from the path search configuration.
  • the switching as shown in Figs. 5A and 5B, can be done within a single clock cycle, as long as there is sufficient time during the processing of the prior configuration to load the next configuration into the background plane.
  • Fig. 6 is a flow chart of the system of Figs. 3 A and 3B. Note while one of the configurations is being loaded, the other configuration can be run concurrently.
  • Fig. 7 illustrates the use of a reconfigurable chip in multiple configurations. This shows the reconfigurable fabric processing as well as the CPU processing. The CPU allows the calculation of portions of the communication algorithm difficult to implement on the reconfigurable fabric. It also provides a resource for calculation which is separate from the reconfigurable fabric. The use of the CPU on a reconfigurable chip having a reconfigurable fabric thus provides advantages to implementing the communication system algorithm.
  • Fig. 8 A illustrates an embodiment with multiple reconfigurable chips, some of the reconfigurable chips implementing a fixed configuration.
  • the symbol rate processor 70 switches between a Viterbi configuration 72a and a Turbo configuration 72b.
  • Figs. 9-11 illustrate an implementation of a wireless communication system following a U.S. standard for wireless Code Division Multiple Access (CDMA).
  • CDMA Code Division Multiple Access
  • Fig. 9 illustrates an embodiment in which a reconfigurable chip 80 implements pseudo-random-number generation, demodulation, figure search and access search, while reconfigurable chip 82 implements the Viterbi and other processing.
  • Fig. 10 illustrates the switching between the different configurations in the reconfigurable chip 80 of Fig. 9.
  • Fig. 11 is a flow chart illustrating the operation of the reconfigurable chip
  • reconfigurable chips used in the present invention are especially useful in the base station operation of a wireless communication system.
  • the base station operation multiple communication connections are operated processed.
  • the assignment of the number configurations to the different reconfigurable chips is partially determined by the number of users serviced by the base station and the resulting processing burden in each configuration.
  • Large base stations may have many users and use more reconfigurable chips, some of which are dedicated to a single configuration.
  • a base station working with fewer users may have more of the communication system configurations implemented on a single reconfigurable chip.
  • the required processing speeds also affect this implementation arrangement. Note that in the systems of Figs. 3-8, a pseudo-random-number generator is not shown.
  • the pseudo-random-number generator is implemented as a portion of the path searcher or rake receiver implementation, which may require additional configuration switching. Alternately, the pseudorandom-number generator can be implemented in a spare time slot. In one embodiment, the pseudo-random-number generator is a gold-code generator. Additional details of one embodiment of an implementation of a communication system (a wireless base station) on a reconfigurable chip is given in the following appendices. Appendix 1 describes an overview of the path searching and rake receiver. Appendix 2 gives details of the rake receiver embodiment including details of a gold-code generator. Appendix 3 gives details of the implementation of a Viterbi algorithm on a reconfigurable chip.

Abstract

A wireless communication system can be implemented by using one or more reconfigurable chips, the reconfigurable chips having background and foreground configuration planes. The background plane can be loaded with one communication algorithm, while another portion of the communication algorithm is configured into the foreground plane and operating in the reconfigurable fabric. The switching between the foreground and background configurations can be done almost instantaneously. The system of the present invention allows a complicated communication system, such as a base station receiver for a wireless communication system, to be implemented on a small reconfigurable chip rather than a much larger FPGA.

Description

SYSTEM AND METHOD OF IMPLEMENTING A WIRELESS
COMMUNICATION SYSTEM USING A RECONFIGURABLE
CHIP WITH A RECONFIGURABLE FABRIC
BACKGROUND OF THE INVENTION The present invention relates to communication systems, more particularly to wireless communication systems.
Wireless communication systems are typically implemented using integrated circuits. For many situations, application-specific integrated chips (ASICs) are used to implement the communication system. This is especially done for wireless communication base stations, which can be used to service a large number of users. The desire for flexibility in the communication systems have led to the use of field programmable gate arrays (FPGAs) to implement a portion of the communication system. The FPGAs, however, have a considerable down side. The size and resulting cost of the FPGAs used to implement the complex algorithms used in wireless communication systems, especially base stations, can be significant. For this reason, it is desired to have a flexible yet inexpensive solution to the implementation of a computer communication system.
SUMMARY OF THE PRESENT INVENTION The present invention comprises using a reconfigurable chip with a background and foreground configuration plane to implement a communication system. The wireless communication system can be a wireless communication system, for example, a wireless communication base station. The reconfigurable chip allows a portion of the commumcation system algorithm to be loaded into the background configuration plane while another portion of the communication system algorithm operates as configured by the foreground configuration plane. The configuration in the background plane can be quickly switched into the foreground plane. This is not possible with FPGAs. FPGAs require a significant amount of time (in the range of one second) for the configuration loading. While this is acceptable in many situations, for communication algorithms, such as the multiple-step frame processing used in a wireless communication base station, the configuration needs to be switched much quicker.
Another embodiment of the present invention comprises a method of implementing a communication system comprising the step of loading a first portion of the communication design in the reconfigurable chip; running the first portion of the reconfigurable chip, and at least during part of the running step; loading a second portion of the configuration system design in the reconfigurable chip, and running the second portion of the communication design on the reconfigurable chip.
Simultaneous loading of the background plane configuration and the operating of the foreground plane configuration allows for the communication algorithm to be implemented quickly and efficiently. Portions of the communication system design are switched in as needed without delays.
The use of the reconfigurable chip allows for the communication system design to be broken down into smaller configurations. This allows, for example, a smaller reconfigurable chip having foreground and background planes to be used in a situation where a larger FPGA would otherwise be needed. This can significantly reduce the cost of the communication system unit.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 illustrates an example of a reconfigurable chip with foreground and background configuration planes which can be used with the system of the present invention. Fig. 2 A illustrates a preferable implementation of the switching between the foreground and background planes.
Fig. 2B shows a less preferred implementation of the switching between the foreground and background planes. Figs. 3 A and 3B illustrate a single reconfigurable chip implemented such that it switches between three configuration functions.
Figs. 4 A and 4B illustrate two reconfigurable chips, one of which is implemented to switch between two commumcation system configurations.
Figs. 5 A and 5B illustrate the switching of a reconfigurable fabric between a path search configuration and a rake receiver configuration.
Fig. 6 is a flow chart illustrating the switching between a path searcher, rake receiver, and Viterbi configurations for a reconfigurable chip such as the system shown in Figs. 3 A and 3B.
Fig. 7 is a diagram illustrating the switching of the communication system configurations for a reconfigurable chip as well as the central processing unit processing during the different configurations for one embodiment of the system of the present invention.
Figs. 8 A and 8B illustrate a system using multiple reconfigurable chips, one of the reconfigurable chips switching between a Viterbi and Turbo configuration.
Fig. 9 illustrates a two-reconfigurable chip implementation of a CDMA communication system.
Fig. 10 illustrates the operation of the first reconfigurable chip in the system of Fig. 9. Fig. 11 is a flow chart that illustrates the operation of the system shown in
Fig. 10. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT Fig. 1 is an illustration of a reconfigurable chip 20 which can be used in one embodiment of the present invention. The reconfigurable chip includes a foreground configuration plane 22 and a background configuration plane 24. The foreground configuration plane 22 configures the elements of the reconfigurable fabric 26, such that a portion of the communication system design can be implemented. In a preferred embodiment, the reconfigurable chip 20 also includes a processor 28 such as a reduced instruction set computing (RISC) central processing unit (CPU). In one embodiment, the CPU 28 runs portions of a communication system algorithm which are difficult to implement in the reconfigurable fabric. The reconfigurable fabric 26, in a preferred embodiment, includes a number of configurable data path units, memory units, and interconnect elements. In one embodiment, the data path units include comparators, an arithmetic logic unit (ALU), and registers which are configurable to implement operations of the algorithm. In one embodiment, the reconfigurable fabric 26 also includes dedicated elements such as multipliers and memory elements. The memory elements can be used for storing data of the algorithm.
In a preferred embodiment, the configuration bits for the different configurations of the communication system are implemented by compiling the algorithm with a software compiler which allocates the reconfigurable elements in the reconfigurable fabric to portions of the algorithm. The external memory 30 can be used to store the different configurations for the communication system algorithm. These configurations can be loaded using the memory access unit 32 and bus 34 into the background plane. In a preferred embodiment, the background and foreground planes are interleaved with the reconfigurable elements in the fabric. The loading of the background plane is preferably done with a separate bus system from the data-connect lines used in the reconfigurable fabric 26. Additional details of the reconfigurable chip can be found from the disclosure of U.S. Patent No. 5,970,254, "An Integrated Processor And Programmable Data Path Chip for Reconfigurable Computer, " issued to Laurence H. Cooke, et al., incorporated herein by reference. Fig. 2 A illustrates the preferred configuration of the switching between the foreground and background planes. The background configuration memory element 40 is loadable from the external memory, while the foreground configuration memory element 42 configures the configurable unit 44 within the reconfigurable fabric. When the background plane is activated, the data in the background plane writes over the data in the foreground plane. If the old configuration needs to be run again, it is reloaded into the background plane.
Fig. 2B shows an alternate and less preferred embodiment in which the background configuration element 40' and foreground configuration element 42' are connected to the configurable unit 44' using a multiplexer 46. Due to the additional overhead of this embodiment, it has been found to be less preferable than the example of Fig. 2A.
Figs. 3 A and 3B illustrate a reconfigurable chip 50 which implements three portions of a wireless communication system. In this example, the reconfigurable chip 50 is part of a base station unit which implements, within a frame 52 operation time, three different configurations: a path search configuration 52a, a rake receiver configuration 52b, and a Viterbi configuration 52c. Note that in a conventional FPGA implementation, each of the configurations needs to be loaded in an FPGA chip at the same time. This requires the FPGA to be significantly greater than the size of a reconfigurable chip used with the present invention. Note that during the operation of each of the configurations, another configuration is loaded into the background plane. Thus, when the operation of one of the portions of the commumcation system is finished, the reconfigurable chip can quickly switch to another configuration. Fig. 4A illustrates an alternate system in which two reconfigurable chips, reconfigurable chip 54 and reconfigurable chip 56, are used. As shown in Fig. 4B, in this embodiment within the frame operation time 58, a path search configuration 58a and rake receiver configuration 58b operate. The reconfigurable chip 56 is implemented with a Viterbi configuration.
Figs. 5 A and 5B illustrate the switching between a path searcher configuration and a rake receiver configuration. An example of this -switching is done at the transition between configurations 52a and 52b of Fig. 3B, and 58a and 58b of Fig. 4B. In Fig. 5 A, the foreground configuration memory 60 contains the path searcher configuration. This configures the reconfigurable fabric 62 into the path search configuration, and the reconfigurable fabric implements the path searching portion of the computer system. The rake receiver configuration is loaded into the background plane 64. Note that the reconfigurable fabric includes a memory unit which can allow data from one configuration to be accessed by a second configuration without requiring data transfer.
Looking at Fig. 5B, when the path search configuration has finished operating, the rake receiver configuration from the background plane 64' can be loaded into the foreground plane 60' . This then almost instantaneously configures the reconfigurable fabric 62' in the rake receiver configuration, which can be completely different from the path search configuration. The switching, as shown in Figs. 5A and 5B, can be done within a single clock cycle, as long as there is sufficient time during the processing of the prior configuration to load the next configuration into the background plane.
Fig. 6 is a flow chart of the system of Figs. 3 A and 3B. Note while one of the configurations is being loaded, the other configuration can be run concurrently. Fig. 7 illustrates the use of a reconfigurable chip in multiple configurations. This shows the reconfigurable fabric processing as well as the CPU processing. The CPU allows the calculation of portions of the communication algorithm difficult to implement on the reconfigurable fabric. It also provides a resource for calculation which is separate from the reconfigurable fabric. The use of the CPU on a reconfigurable chip having a reconfigurable fabric thus provides advantages to implementing the communication system algorithm.
Fig. 8 A illustrates an embodiment with multiple reconfigurable chips, some of the reconfigurable chips implementing a fixed configuration. The symbol rate processor 70 switches between a Viterbi configuration 72a and a Turbo configuration 72b.
Figs. 9-11 illustrate an implementation of a wireless communication system following a U.S. standard for wireless Code Division Multiple Access (CDMA).
Fig. 9 illustrates an embodiment in which a reconfigurable chip 80 implements pseudo-random-number generation, demodulation, figure search and access search, while reconfigurable chip 82 implements the Viterbi and other processing.
Fig. 10 illustrates the switching between the different configurations in the reconfigurable chip 80 of Fig. 9. Fig. 11 is a flow chart illustrating the operation of the reconfigurable chip
80 of Fig. 9.
Note that reconfigurable chips used in the present invention are especially useful in the base station operation of a wireless communication system. In the base station operation, multiple communication connections are operated processed. The assignment of the number configurations to the different reconfigurable chips is partially determined by the number of users serviced by the base station and the resulting processing burden in each configuration. Large base stations may have many users and use more reconfigurable chips, some of which are dedicated to a single configuration. A base station working with fewer users may have more of the communication system configurations implemented on a single reconfigurable chip. The required processing speeds also affect this implementation arrangement. Note that in the systems of Figs. 3-8, a pseudo-random-number generator is not shown. In one embodiment, the pseudo-random-number generator is implemented as a portion of the path searcher or rake receiver implementation, which may require additional configuration switching. Alternately, the pseudorandom-number generator can be implemented in a spare time slot. In one embodiment, the pseudo-random-number generator is a gold-code generator. Additional details of one embodiment of an implementation of a communication system (a wireless base station) on a reconfigurable chip is given in the following appendices. Appendix 1 describes an overview of the path searching and rake receiver. Appendix 2 gives details of the rake receiver embodiment including details of a gold-code generator. Appendix 3 gives details of the implementation of a Viterbi algorithm on a reconfigurable chip.
It will be appreciated by those of ordinary skill in the art that the invention can be implemented in other specific forms without departing from the spirit or character thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restrictive. The scope of the invention is illustrated by the appended claims rather than the foregoing description, and all changes that come within the meaning and range of equivalents thereof are intended to be embraced herein.

Claims

Claims:
1. A communication unit comprising: at least one reconfigurable chip implementing at least part of a communication system, the at least one reconfigurable chip including background and foreground configuration memories, the at least one reconfigurable chip being loaded with portions of the communication system design, wherein the background configuration memory is adapted such that it can be loaded with a configuration while the at least one reconfigurable chip, configured with the foreground plane, operates, and wherein after the background configuration loads, a portion of the communication system design loaded in the background configuration memory can be activated to reconfigure the at least one reconfigurable chip.
2. The communication unit of Claim 1 wherein the reconfigurable chip implements at least part of a wireless communication system.
3. The communication unit of Claim 1 wherein the reconfigurable chip comprises a reconfigurable fabric and a central processing unit.
4. The communication unit of Claim 1 wherein the reconfigurable chip implements a communication receiver.
5. The communication unit of Claim 1 wherein the reconfigurable chip implements a pseudo-random code generator.
6. The communication unit of Claim 5 wherein the reconfigurable chip implements a gold code generator.
7. The communication unit of Claim 1 wherein the communication system processes data for multiple users.
8. The communication unit of Claim 1 wherein the implemented communication system comprises a base station.
9. The communication unit of Claim 1 wherein the reconfigurable chip implements multiple configurations.
10. The communication unit of Claim 9 wherein the path searcher/ rake receiver multiple configurations include a path searcher and rake receiver.
11. The communication unit of Claim 9 wherein one of the configurations comprises a Viterbi decoder configuration.
12. The communication unit of Claim 1 wherein multiple reconfigurable chips are used in the communication system, at least one of die reconfigurable chips implementing multiple configurations.
13. The communication unit of Claim 1 wherein memory units within the reconfigurable chip can store data between configurations.
14. A method of implementing a communication system comprising: loading first portion of communication system design in reconfigurable chip; raririing the first portion of communication system design on the reconfigurable chip; at least during part of the running step loading a second portion of the communication system design in the reconfigurable chip; and running the second portion of communication system design on the reconfigurable chip.
15. The method of Claim 14 wherein the communication system comprises a wireless communication system.
16. The method of Claim 14 wherein multiple users are served by the communication system.
17. The method of Claim 14 wherein the communication system is a part of a base station.
18. The method of Claim 14 wherein the first or second portion comprises a path searcher configuration.
19. The method of Claim 14 wherein the first or second portion comprises a rake receiver configuration.
20. The method of Claim 14 wherein the first portion comprises a patii searcher configuration and the second portion comprises a rake receiver configuration.
21. The method of Claim 14 wherein the first or second portion comprises a Viterbi configuration.
22. The method of Claim 14 wherein the first portion comprises a Viterbi configuration and the second portion comprises a Turbo configuration.
23. The mediod of Claim 14 wherein the first or second portion comprises a pseudo-random code generator.
24. The method of Claim 14 wherein the first or second portion comprises a gold code generator
25. The method of Claim 14 wherein the first or second portion is a demodulator configuration.
26. The method of Claim 14 wherein the first or second portion is a finger search configuration.
27. The method of Claim 14 wherein the first or second portion is an access search configuration.
EP01998067A 2000-10-27 2001-10-25 System and method of implementing a wireless communication system using a reconfigurable chip with a reconfigurable fabric Ceased EP1336248A4 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US69907800A 2000-10-27 2000-10-27
US699078 2000-10-27
PCT/US2001/049436 WO2002056481A2 (en) 2000-10-27 2001-10-25 System and method of implementing a wireless communication system using a reconfigurable chip with a reconfigurable fabric

Publications (2)

Publication Number Publication Date
EP1336248A2 EP1336248A2 (en) 2003-08-20
EP1336248A4 true EP1336248A4 (en) 2005-04-20

Family

ID=24807827

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01998067A Ceased EP1336248A4 (en) 2000-10-27 2001-10-25 System and method of implementing a wireless communication system using a reconfigurable chip with a reconfigurable fabric

Country Status (4)

Country Link
EP (1) EP1336248A4 (en)
CN (1) CN1248417C (en)
AU (1) AU2002249827A1 (en)
WO (1) WO2002056481A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8380143B2 (en) 2002-05-01 2013-02-19 Dali Systems Co. Ltd Power amplifier time-delay invariant predistortion methods and apparatus
US7017140B2 (en) 2002-08-29 2006-03-21 Bae Systems Information And Electronic Systems Integration Inc. Common components in interface framework for developing field programmable based applications independent of target circuit board
US20040045007A1 (en) 2002-08-30 2004-03-04 Bae Systems Information Electronic Systems Integration, Inc. Object oriented component and framework architecture for signal processing
EP2317736A3 (en) * 2002-10-07 2011-07-06 Panasonic Corporation Communication apparatus and reconfiguration method
US7847730B2 (en) 2006-09-27 2010-12-07 Bae Systems Information And Electronic Systems Integration, Inc. Software defined navigation signal generator
EP3790244A1 (en) 2006-12-26 2021-03-10 Dali Systems Co. Ltd. Method and system for baseband predistortion linearization in multi-channel wideband communication systems
KR20180026793A (en) 2010-08-17 2018-03-13 달리 시스템즈 씨오. 엘티디. Neutral host architecture for a distributed antenna system
CN105208083B (en) 2010-09-14 2018-09-21 大力系统有限公司 System for sending signal and distributing antenna system
CN103383677B (en) * 2012-05-03 2016-06-22 中国科学院电子学研究所 The method having the wireless programmable SOC(system on a chip) of radio configuration and wireless transceiving modes concurrently

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5970254A (en) * 1997-06-27 1999-10-19 Cooke; Laurence H. Integrated processor and programmable data path chip for reconfigurable computing

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2869826B2 (en) * 1991-08-28 1999-03-10 キヤノン株式会社 Semiconductor manufacturing method
US6096091A (en) * 1998-02-24 2000-08-01 Advanced Micro Devices, Inc. Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip
US5999990A (en) * 1998-05-18 1999-12-07 Motorola, Inc. Communicator having reconfigurable resources

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5970254A (en) * 1997-06-27 1999-10-19 Cooke; Laurence H. Integrated processor and programmable data path chip for reconfigurable computing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO02056481A3 *

Also Published As

Publication number Publication date
WO2002056481A9 (en) 2003-05-30
CN1484887A (en) 2004-03-24
WO2002056481A2 (en) 2002-07-18
CN1248417C (en) 2006-03-29
AU2002249827A1 (en) 2002-07-24
EP1336248A2 (en) 2003-08-20
WO2002056481A3 (en) 2002-09-06

Similar Documents

Publication Publication Date Title
US8904148B2 (en) Processor architecture with switch matrices for transferring data along buses
US6392912B1 (en) Loading data plane on reconfigurable chip
US8099618B2 (en) Methods and devices for treating and processing data
US20050076187A1 (en) Processor architecture
WO2000019311A1 (en) Method for dynamic allocation and sharing of functional unit datapaths
US8151270B2 (en) Method and apparatus for time-sliced and multi-threaded data processing in a communication system
WO2002056481A2 (en) System and method of implementing a wireless communication system using a reconfigurable chip with a reconfigurable fabric
US9727526B2 (en) Apparatus and method of vector unit sharing
Nguyen et al. A low cost single-cycle router based on virtual output queuing for on-chip networks
KR100663488B1 (en) Communication system with reconfigurable hardware structure and reconfiguration method therefor
Srikanteswara et al. Soft radio implementations for 3G and future high data rate systems
Pulley et al. Software defined baseband processing for 3G base stations
KR100743882B1 (en) Method of profiling disparate communications and signal processing standard and services
Nguyen et al. The design of on-the-fly virtual channel allocation for low cost high performance on-chip routers
JP5153642B2 (en) Dynamic constant folding of circuits
JP3767529B2 (en) Microprocessor
Hansen A network of transputers as the basic structure for a second and third-level trigger-processor farm
JP2000066892A (en) Programmable one-bit data processor

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20030522

AK Designated contracting states

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

R17D Deferred search report published (corrected)

Effective date: 20020906

A4 Supplementary search report drawn up and despatched

Effective date: 20050309

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: INTEL COPORATION

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 04B 1/707 B

Ipc: 7G 06F 15/78 A

17Q First examination report despatched

Effective date: 20050422

17Q First examination report despatched

Effective date: 20050422

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20091021

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1055513

Country of ref document: HK