EP1494507A1 - Digital interface with a potentiometer - Google Patents

Digital interface with a potentiometer Download PDF

Info

Publication number
EP1494507A1
EP1494507A1 EP04013161A EP04013161A EP1494507A1 EP 1494507 A1 EP1494507 A1 EP 1494507A1 EP 04013161 A EP04013161 A EP 04013161A EP 04013161 A EP04013161 A EP 04013161A EP 1494507 A1 EP1494507 A1 EP 1494507A1
Authority
EP
European Patent Office
Prior art keywords
digital
interface
amplitude
pulse width
width information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP04013161A
Other languages
German (de)
French (fr)
Other versions
EP1494507B1 (en
Inventor
Juen Reinhold
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tridonic GmbH and Co KG
Original Assignee
Tridonicatco GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tridonicatco GmbH and Co KG filed Critical Tridonicatco GmbH and Co KG
Publication of EP1494507A1 publication Critical patent/EP1494507A1/en
Application granted granted Critical
Publication of EP1494507B1 publication Critical patent/EP1494507B1/en
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10—Controlling the light source
    • H05B47/175—Controlling the light source by remote control
    • H05B47/185—Controlling the light source by remote control via power line carrier transmission

Definitions

  • the invention relates generally to an interface for a lamp operating device, in particular for a ballast for a gas discharge lamp, on lamp control gear with Such interfaces as well as methods for generating Control commands, in particular dimming commands for a lamp control gear.
  • a user should thus be given the opportunity manually via a digital interface control command, in particular dimming commands for an electronic ballast, to be entered.
  • the German patent application 197 08 784 is a electronic ballast known (in the Embodiment according to Figure 7) an interface device having.
  • This interface device can over Button signals or switch signals as well as via digital Control signals are controlled. in case of a connected button can then be connected electronic ballast by one (short or long) Key press on or off.
  • DSI Digital Signal Interface
  • an interface for a lamp operating device in particular for a ballast (ECG) for Gas discharge lamps provided.
  • the interface points two input-side connections of a digital control input and a Ausretelogik that basically both to the Connections attached digital signals as well Mains voltage signals can handle.
  • a digital Control input is a voltage divider or a Potentiometer for continuous adjustment of the amplitude which is connected to the terminals of the digital control input Mains voltage provided. Setting a potentiometer in The nature of a dimmer is more intuitive for the user now a position (eg. A rotational position) and not more a time duration reflects the desired dimming value.
  • the interface means for implementing the Amplitude of the applied mains voltage in a pulse width information exhibit.
  • the evaluation logic can be designed to handle the (digital) Pulse width information in control commands for a lamp control gear implement.
  • the evaluation logic be adapted to the pulse width information in dimming control values to implement for a lamp operating device.
  • Zener diodes can use the applied mains voltage at the digital interface of bipolar thresholding undergo.
  • Lamp operating device in particular a dimmable ballast provided for gas discharge lamps, which is an interface of the having the above-mentioned type.
  • the invention also proposes a method for Generation of dimming commands for a lamp control gear, in particular for a ballast for gas discharge lamps in front.
  • This pulse width information can then digitally as a dimming command for the lamp control gear are processed.
  • the amplitude of the applied mains voltage can thereby be continuously adjustable.
  • the conversion of the amplitude level into digital pulse width information can in particular by means of a Zener diode circuit respectively.
  • the interface device prepares these signals applied to the input-side terminals U IN1 , U IN2 in such a way that, irrespective of the nature of the applied signals, a digital signal is output at an output-side terminal OUT whose logic value corresponds to that at the input terminals U IN1 , U IN2 corresponding signal corresponds.
  • the digital logic signal output by the interface device can then be evaluated, for example, by a following controller, which in turn controls a connected electronic device, such as a lamp operating device (eg electronic ballast electronic ballast) or LED operating device accordingly.
  • the input side (terminals U IN1 , U IN2 ) and the output side (OUT) of the inventive interface device are galvanically isolated from each other, which is schematically represented by the element GT.
  • element GT for galvanic isolation for example, optocouplers, transformers and level offset stages come into question.
  • One of the input-side terminals U IN2 can be connected directly to this galvanic isolation element GT.
  • an ohmic resistor R1 a positive temperature coefficient element (PTC element) PCT and two (optional) Zener diodes D1, D2 can be connected in series between the other input side terminal U IN1 and this element GT.
  • PTC element positive temperature coefficient element
  • the output signals of element GT for galvanic isolation are fed to a AusretelogiK AL, which is a comparator COMP has.
  • the comparator KOMP compares this Output signal of element GT for galvanic isolation (Input 3 of the comparator) with one on the inverted Input 2 applied reference or threshold signal of Comparator KOMP. Depending on the comparison, the Comparator KOMP then the logic signal OUT, for example, to the Controller continues.
  • Interface device has been particularly taken care that comparatively few and inexpensive components be used. As will be explained in the following Such an interface device nevertheless the required strength against a permanently attached Mains voltage on and against voltage spikes (bursts) on.
  • the ohmic resistor R1 must be in case of concern Mains voltage signal as long as electrical energy into heat until the PTC element heats up and into the high-impedance state passes, reducing the current through this Path drops off again.
  • the zener diodes D1, D2 are used to define the low level of Digital signal.
  • the interface is designed to be one of a kind Mains voltage signal derived analog signal at the digital Control input to process.
  • a voltage divider (potentiometer) ST which is supplied with mains voltage U NETW , is connected upstream of the digital control input SE.
  • this voltage divider ST it is possible to set the amplitude of the voltage applied to the digital control input mains voltage U NETZ substantially continuously.
  • other means are conceivable to change the amplitude of the supplied mains voltage.
  • FIG. 2 shows a modification of FIG. 1 in that the evaluation logic AL according to FIG. 2 is part of the operating device electronic ballast. Meanwhile, it is also provided according to FIG. 2 that a voltage divider ST is connected to the digital control input SE of the interface ES, that is to say more precisely to the two input-side terminals U IN1 , U IN2 , which is supplied with the mains voltage U NETZ .
  • FIG. 3 provides a circuit in the interface ES (for example the zener diode circuit D1, D2, as shown in FIG. 1) that the (analog) amplitude information at the output of the voltage divider ST and thus at the input of the digital control input SE of Interface IS in a (digital) pulse width modulation is implemented, which is the evaluation logic AL is supplied by and this in turn in control signals for a connected Operating gear ECG is implemented.
  • the Amplitude information provided by the user by means of the Potentiometer ST is set in a pulse width information and then by the evaluation logic in dimming control values be implemented for a ballast.
  • the setting of the Amplitude can by means of the voltage divider / potentiometer ST steplessly.
  • Fig. 3 the case is described that the peak value of the voltage applied to the digital control input SE voltage once a value U MAX1 and at another time the smaller value (U MAX2 ⁇ U MAX1 ).
  • the peak value at the digital control input SE can be adjusted, for example, by a user by hand and a potentiometer.
  • threshold value formation + - U TH is performed, for example, by means of the Zener diode circuit D1, D2 shown in FIG. Accordingly, the input signal of the evaluation logic AL looks schematically as in FIG. 3, bottom illustration. With a high amplitude U MAX1 of the AC voltage applied to the digital control input SE results in a PWM signal with a relatively high duty cycle t 1 and corresponding to a large duty cycle.
  • the amplitude of the alternating voltage present at the digital control input SE of the interface ES is attenuated to a value U MAX2 ⁇ U MAX1 by means of the potentiometer / voltage divider ST, then, as shown in FIG. 3, the lower illustration is shown at the input of the evaluation logic AL a PWM signal with a reduced duty cycle t2 ⁇ t1 and a corresponding reduced duty cycle.
  • the duty cycle is then based on the evaluation logic AL a table or function implemented in it in dimming position values, On / Off commands etc. implemented.
  • a dimmable ballast can be realized with an interface which can be dimmed both with digital control signals (eg DALI, DSI) and with a continuously adjustable mains voltage.
  • the mains voltage U NETZ is supplied via a voltage divider ST the digital control input SE of the interface SI.
  • the Interface circuit SE derives this variable voltage or an equivalent signal via a galvanic coupling GK the Evaluation logic AL to.
  • the evaluation logic AL then ensures that, for example, a lamp according to the digital Control input SE adjacent signal amplitude is dimmed.
  • the invention can, for example, in a simple manner dimmable floor lamps are used, which in many Cases already equipped with a potentiometer / dimmer are.

Abstract

The interface exhibits a digital control input (SE) and logic to process the connections lying close to the use of control instructions. The control instructions adjust a potentiometer supplied with the digital control input which is connected to mains voltage. The amplitude of mains voltage rests against the digital control input. An independent claim is included for a lamp operating equipment.

Description

Die Erfindung bezieht sich allgemein auf eine Schnittstelle für ein Lampen-Betriebsgerät, insbesondere für ein Vorschaltgerät für eine Gasentladungslampe, auf Lampen-Betriebsgeräte mit derartigen Schnittstellen sowie auf Verfahren zur Erzeugung von Steuerbefehlen, insbesondere Dimmbefehlen für ein Lampen-Betriebsgerät.The invention relates generally to an interface for a lamp operating device, in particular for a ballast for a gas discharge lamp, on lamp control gear with Such interfaces as well as methods for generating Control commands, in particular dimming commands for a lamp control gear.

Einem Benutzer soll somit die Möglichkeit gegeben werden, manuell über eine digitale Schnittstelle Steuerbefehlre, insbesondere Dimmbefehle für ein EVG, einzugeben.A user should thus be given the opportunity manually via a digital interface control command, in particular dimming commands for an electronic ballast, to be entered.

Aus der EP 0 641 148 A1 ist es allgemein bekannt, mittels einer analogen Phasen-Anschnitttechnik ein Dimmen eines elektronischen Vorschaltgeräts zum Versorgung einer Last, wie beispielsweise einer Lampe, auszuführen.From EP 0 641 148 A1 it is generally known, by means of a analog phase cut technique a dimming one electronic ballast for supplying a load, such as for example, a lamp to perform.

Auch der deutschen Patentanmeldung 197 08 784 ist ein elektronisches Vorschaltgerät bekannt, das (in der Ausführungsform gemäss Figur 7) eine Schnittstellenvorrichtung aufweist. Diese Schnittstellenvorrichtung kann dabei über Tastersignale bzw. Schaltersignale wie auch über digitale Steuersignale angesteuert werden. Im Falle eines angeschlossenen Tasters kann dann ein angeschlossenes elektronisches Vorschaltgerät durch einen (kurzen bzw. langen) Tastendruck ein- bzw. ausgeschaltet werden. In gleicher Weise ist jedoch auch ein DSI (Digital Signal Interface)-Betrieb möglich, bei dem bestimmte digitale Befehle beispielsweise Sollwerte für eine Helligkeitsregelung etc. übermitteln. The German patent application 197 08 784 is a electronic ballast known (in the Embodiment according to Figure 7) an interface device having. This interface device can over Button signals or switch signals as well as via digital Control signals are controlled. in case of a connected button can then be connected electronic ballast by one (short or long) Key press on or off. In the same way however, it is also a DSI (Digital Signal Interface) operation possible, for example, with certain digital commands Transmit setpoints for brightness control, etc.

Bei der aus der DE 197 08 784 bekannten Schnittstellenvorrichtung ist es nachteilig, dass bei Anschluss eines mit Netzspannung versorgten Tasters oder Schalters an die Schnittstellenvorrichtung der Benutzer diejenige Betätigungsdauer des Tasters oder Schalters wählen muss, die dem vom Benutzer gewünschten Dimmwert entspricht. Mit anderen Worten, der Benutzer muss geistig einen Dimmwert in eine Betätigungsdauer für den Taster oder Schalter umrechnen.In the known from DE 197 08 784 Interface device, it is disadvantageous that when connecting a mains powered switch or switch to the Interface device the user the one Must select operating time of the button or switch, the corresponds to the dimming value desired by the user. With others In other words, the user must mentally set a dimming value in one Convert operating time for the push button or switch.

Ausgehend von diesem Stand der Technik ist es Aufgabe der vorliegenden Erfindung, die manuelle Eingabe von Steuerbefehlen (bspw. Dimm-Sollwerte) für elektronische Vorschaltgeräte mit einer digitalen Schnittstelle intuitiver zu gestalten. Weiterhin ist es Aufgabe der vorliegenden Erfindung, eine einfache Möglichkeit bereit zu stellen, mittels einer digitalen Schnittstelle ein derartiges Betriebsgerät zu dimmen.Based on this prior art, it is the task of present invention, the manual input of control commands (eg dimming setpoints) for electronic ballasts with make a digital interface more intuitive. It is another object of the present invention to provide a easy way to provide, by means of a digital Interface dimming such a control gear.

Diese Aufgabe wird erfindungsgemäß durch die Merkmale der unabhängigen Ansprüche gelöst. Die abhängigen Ansprüche bilden den zentralen Gedanken der Erfindung in besonderes vorteilhafter Weise weiter.This object is achieved by the features of solved independent claims. Make the dependent claims the central idea of the invention in particular advantageously continue.

Erfindungsgemäß ist also eine Schnittstelle für ein Lampen-Betriebsgerät, insbesondere für ein Vorschaltgerät (EVG) für Gasentladungslampen vorgesehen. Die Schnittstelle weist dabei zwei eingangsseitige Anschlüsse eines digitalen Steuereingangs sowie eine Auswertelogik auf, die grundsätzlich sowohl an den Anschlüssen anliegenden Digitalsignale wie auch Netzspannungssignale verarbeiten kann. An dem digitalen Steuereingang ist dabei ein Spannungsteiler oder ein Potentiometer zur kontinuierlichen Einstellung der Amplitude der an den Anschlüssen des digitalen Steuereingangs anliegenden Netzspannung vorgesehen. Das Einstellen eines Potentiometers in der Art eines Dimmers ist für den Benutzer intuitiver, da nunmehr eine Stellung (bspw. eine Drehstellung) und nicht mehr eine zeitliche Dauer den gewünschten Dimmwert wiedergibt. According to the invention, therefore, an interface for a lamp operating device, in particular for a ballast (ECG) for Gas discharge lamps provided. The interface points two input-side connections of a digital control input and a Auswertelogik that basically both to the Connections attached digital signals as well Mains voltage signals can handle. At the digital Control input is a voltage divider or a Potentiometer for continuous adjustment of the amplitude which is connected to the terminals of the digital control input Mains voltage provided. Setting a potentiometer in The nature of a dimmer is more intuitive for the user now a position (eg. A rotational position) and not more a time duration reflects the desired dimming value.

Weiterhin kann die Schnittstelle Mittel zur Umsetzung der Amplitude der anliegenden Netzspannung in einer Pulsbreiten-Information aufweisen.Furthermore, the interface means for implementing the Amplitude of the applied mains voltage in a pulse width information exhibit.

Die Auswertelogik kann dazu ausgelegt sein, die (digitale) Pulsbreiten-Information in Steuerbefehle für ein Lampen-Betriebsgerät umzusetzen. Insbesondere kann die Auswertelogik dazu ausgelegt sein, die Pulsbreiten-Information in Dimm-Stellwerte für ein Lampen-Betriebsgerät umzusetzen.The evaluation logic can be designed to handle the (digital) Pulse width information in control commands for a lamp control gear implement. In particular, the evaluation logic be adapted to the pulse width information in dimming control values to implement for a lamp operating device.

Zener-Dioden können dabei die anliegende Netzspannung an der digitalen Schnittstelle einer bipolaren Schwellenwertbildung unterziehen.Zener diodes can use the applied mains voltage at the digital interface of bipolar thresholding undergo.

Gemäß einem weiteren Aspekt der vorliegenden Erfindung ist ein Lampen-Betriebsgerät, insbesondere ein dimmbares Vorschaltgerät für Gasentladungslampen vorgesehen, das eine Schnittstelle der oben angeführten Art aufweist.According to another aspect of the present invention is a Lamp operating device, in particular a dimmable ballast provided for gas discharge lamps, which is an interface of the having the above-mentioned type.

Schließlich schlägt die Erfindung auch ein Verfahren zur Erzeugung von Dimmbefehlen für ein Lampen-Betriebsgerät, insbesondere für ein Vorschaltgerät für Gasentladungslampen vor. Dabei wird die Amplitude einer an einer digitalen Schnittstelle anliegenden Netzspannung erfasst und die Amplitudenhöhe in eine digitale Pulsbreiten-Information umgesetzt, die wiedergibt, wie lange die Amplitude der Netzspannung eines vorgegebenen Schwellenwert überschritten oder unterschritten hat. Diese Pulsbreiten-Information kann dann digital als Dimmbefehl für das Lampen-Betriebsgerät verarbeitet werden.Finally, the invention also proposes a method for Generation of dimming commands for a lamp control gear, in particular for a ballast for gas discharge lamps in front. The amplitude of one of a digital Interface applied mains voltage detected and the Amplitude level into digital pulse width information implemented, which represents how long the amplitude of the Mains voltage of a given threshold exceeded or has fallen short of. This pulse width information can then digitally as a dimming command for the lamp control gear are processed.

Die Amplitude der anliegenden Netzspannung kann dabei kontinuierlich einstellbar sein.The amplitude of the applied mains voltage can thereby be continuously adjustable.

Die Umsetzung der Amplitudenhöhe in eine digitale Pulsbreiten-Information kann insbesondere mittels einer Zenerdioden-Schaltung erfolgen. The conversion of the amplitude level into digital pulse width information can in particular by means of a Zener diode circuit respectively.

Weitere Merkmale, Vorteile und Eigenschaften der vorliegenden Erfindung werden nunmehr Bezug nehmend auf die Figuren der begleitenden Zeichnungen sowie die folgende Beschreibung von Ausführungsbeispielen näher erläutert.

Fig. 1
zeigt eine Detailansicht eines ersten Ausführungsbeispiels der vorliegenden Erfindung,
Fig. 2
zeigt ein Ausführungsbeispiel der vorliegenden Erfindung, bei der die Auswertelogik (AL) in ein Vorschaltgerät (EVG) für Lampen integriert ist, und
Fig. 3
zeigt Zeitablaufsdiagramme bzgl. der am digitalen Steuereingang anliegenden Spannung (USE) und der daraus entstehenden Pulsbreitenmodulation (PWM).
wie in Figur 1 ersichilich, weist eine Schnittstellenvorrichtung gemässe der vorliegenden Erfindung dabei zwei eingangsseitige Anschlüsse UIN1, UIN2 eines digitalen Steuereingangs SE auf. An diese eingangsseitigen Anschlüsse UIN1, UIN2 können grundsätzlich Digitalsignale beispielsweise mit einer maximalen Amplitude zwischen 20 und 30 Volt oder aber Netzspannungsignale angelegt werden. Die Erfindung betrifft dabei den Fall, dass Signale ausgehend von einer Netzspannung an den digitalen Steuereingang SE angelegt werden.Further features, advantages and features of the present invention will now be explained in more detail with reference to the figures of the accompanying drawings and the following description of exemplary embodiments.
Fig. 1
shows a detailed view of a first embodiment of the present invention,
Fig. 2
shows an embodiment of the present invention, in which the evaluation logic (AL) is integrated in a ballast (EVG) for lamps, and
Fig. 3
shows timing diagrams with respect to the voltage applied to the digital control input voltage (U SE ) and the resulting pulse width modulation (PWM).
As is apparent from FIG. 1, an interface device according to the present invention has two input-side connections U IN1 , U IN2 of a digital control input SE. In principle, digital signals, for example with a maximum amplitude between 20 and 30 volts or mains voltage signals, can be applied to these input-side terminals U IN1 , U IN2 . The invention relates to the case that signals are applied starting from a mains voltage to the digital control input SE.

Die Schnittstellenvorrichtung bereitet diese an den eingangsseitigen Anschlüssen UIN1, UIN2 anliegenden Signale derart auf, dass unabhängig von der Natur der anliegenden Signale an einem ausgangsseitigen Anschluss OUT ein Digitalsignal ausgegeben wird, dessen logischer Wert dem des an den eingangsseitigen Anschlüssen UIN1, UIN2 anliegenden Signals entspricht. Das von der Schnittstellenvorrichtung ausgegebene digitale Logiksignal kann dann beispielsweise von einem folgenden Controller ausgewertet werden, der wiederum ein angeschlossenes elektronisches Gerät, wie beispielsweise ein Lampenbetriebsgerät (z. B. elektronisches Vorschaltgerät EVG) oder LED-Betriebsgerät entsprechend ansteuert.The interface device prepares these signals applied to the input-side terminals U IN1 , U IN2 in such a way that, irrespective of the nature of the applied signals, a digital signal is output at an output-side terminal OUT whose logic value corresponds to that at the input terminals U IN1 , U IN2 corresponding signal corresponds. The digital logic signal output by the interface device can then be evaluated, for example, by a following controller, which in turn controls a connected electronic device, such as a lamp operating device (eg electronic ballast electronic ballast) or LED operating device accordingly.

Die Eingangsseite (Anschlüsse UIN1, UIN2) und die Ausgangsseite (OUT) der erfindungsgemässen Schnittstellenvorrichtung sind voneinander galvanisch getrennt, was schematisch durch das Element GT dargestellt ist. Als Element GT zur galvanischen Trennung (Potentialtrennung) kommen dabei beispielsweise Optokoppler, Übertrager und Pegelversatzstufen infrage.The input side (terminals U IN1 , U IN2 ) and the output side (OUT) of the inventive interface device are galvanically isolated from each other, which is schematically represented by the element GT. As element GT for galvanic isolation (potential separation), for example, optocouplers, transformers and level offset stages come into question.

Einer der eingangsseitigen Anschlüsse UIN2 kann direkt mit diesem Element zur galvanischen Trennung GT verbunden sein. Zwischen dem anderen eingangsseitigen Anschluss UIN1 und diesem Element GT können dagegen ein Ohm'scher Widerstand R1, ein Element mit positiven Temperaturkoeffizienten (PTC-Element) PCT sowie zwei (optionale) Zenerdioden D1, D2 in Serie geschaltet sein.One of the input-side terminals U IN2 can be connected directly to this galvanic isolation element GT. By contrast, an ohmic resistor R1, a positive temperature coefficient element (PTC element) PCT and two (optional) Zener diodes D1, D2 can be connected in series between the other input side terminal U IN1 and this element GT.

Die Ausgangssignale des Elements GT zur galvanischen Trennung werden einer AuswertelogiK AL zugeführt, die einen Komparator KOMP aufweist. Der Komparator KOMP vergleicht das Ausgangssignal des Elements GT zur galvanischen Trennung (Eingang 3 des Komparators) mit einem an dem invertierten Eingang 2 anliegenden Referenz- oder Schwellenwertsignals des Komparators KOMP. Abhängig von dem Vergleich gibt der Komparator KOMP dann das Logiksignal OUT beispielsweise an den Controller weiter.The output signals of element GT for galvanic isolation are fed to a AuswertelogiK AL, which is a comparator COMP has. The comparator KOMP compares this Output signal of element GT for galvanic isolation (Input 3 of the comparator) with one on the inverted Input 2 applied reference or threshold signal of Comparator KOMP. Depending on the comparison, the Comparator KOMP then the logic signal OUT, for example, to the Controller continues.

Bei dem Aufbau der in der Figur 1 dargestellten Schnittstellenvorrichtung wurde insbesondere darauf geachtet, dass verhältnismässig wenige und kostengünstige Bauteile verwendet werden. Wie im folgenden erläutert werden wird, weist eine derartige Schnittstellenvorrichtung dennoch die erforderliche Festigkeit gegenüber einer dauerhaft anliegenden Netzspannung auf sowie gegenüber Spannungsspitzen (Bursts) auf.In the structure of the illustrated in the figure 1 Interface device has been particularly taken care that comparatively few and inexpensive components be used. As will be explained in the following Such an interface device nevertheless the required strength against a permanently attached Mains voltage on and against voltage spikes (bursts) on.

Der Ohm'sche Widerstand R1 muss bei Anliegen eines Netzspannungs-Signals so lange elektrische Energie in Wärme umsetzen, bis das PTC-Element sich erwärmt und in den hochohmigen Zustand übergeht, wodurch der Strom durch diesen Pfad wieder abfällt.The ohmic resistor R1 must be in case of concern Mains voltage signal as long as electrical energy into heat until the PTC element heats up and into the high-impedance state passes, reducing the current through this Path drops off again.

Die Zenerdioden D1, D2 dienen zur Definition des Low-Pegels des Digitalsignals.The zener diodes D1, D2 are used to define the low level of Digital signal.

Für die vorliegende Erfindung ist es grundsätzlich ausreichend, dass die Schnittstelle dazu ausgelegt ist, ein von einem Netzspannungssignal abgeleitetes Analogsignal an dem digitalen Steuereingang zu verarbeiten.For the present invention, it is basically sufficient that the interface is designed to be one of a kind Mains voltage signal derived analog signal at the digital Control input to process.

Wie in Fig. 1 ersichtlich ist an dem digitalen Steuereingang SE ein Spannungsteiler (Potentiometer) ST vorgeschaltet, der mit Netzspannung UNETZ versorgt ist. Mittels diese Spannungsteilers ST ist es möglich, die Amplitude der an dem digitalen Steuereingang anliegenden Netzspannung UNETZ im Wesentlichen kontinuierlich einzustellen. Im übrigen sind auch andere Mittel denkbar, um die Amplitude der zugeführten Netzspannung zu verändern.As can be seen in FIG. 1, a voltage divider (potentiometer) ST, which is supplied with mains voltage U NETW , is connected upstream of the digital control input SE. By means of this voltage divider ST, it is possible to set the amplitude of the voltage applied to the digital control input mains voltage U NETZ substantially continuously. Incidentally, other means are conceivable to change the amplitude of the supplied mains voltage.

Fig. 2 zeigt eine Abwandlung von Fig. 1 dahingehend, dass die Auswertelogik AL gemäß Fig. 2 Teil des Betriebsgeräts EVG ist. Indessen ist auch gemäß Fig. 2 vorgesehen, dass an dem digitalen Steuereingang SE der Schnittstelle ES, d.h. genauer gesagt an den beiden eingangsseitigen Anschlüssen UIN1, UIN2 ein Spannungsteiler ST angeschlossen ist, der mit der Netzspannung UNETZ versorgt ist.FIG. 2 shows a modification of FIG. 1 in that the evaluation logic AL according to FIG. 2 is part of the operating device electronic ballast. Meanwhile, it is also provided according to FIG. 2 that a voltage divider ST is connected to the digital control input SE of the interface ES, that is to say more precisely to the two input-side terminals U IN1 , U IN2 , which is supplied with the mains voltage U NETZ .

Wie nunmehr bezugnehmend auf Fig. 3 erläutert werden wird, sorgt eine Schaltung in der Schnittstelle ES (beispielsweise die Zenerdioden-Schaltung D1, D2, gemäß Fig. 1) dafür, dass die (analoge) Amplitudeninformation am Ausgang des Spannungsteilers ST und somit am Eingang des digitalen Steuereingangs SE der Schnittstelle IS in eine (digitale) Pulsbreitenmodulation umgesetzt wird, die der Auswertelogik AL zugeführt wird und von dieser wiederum in Steuersignale für ein angeschlossenen Betriebsgerät EVG umgesetzt wird. Insbesondere kann die Amplitudeninformation, die vom Benutzer mittels des Potentiometers ST eingestellt wird, in eine Pulsbreiten-Information und dann durch die Auswertelogik in Dimm-Stellwerte für ein Vorschaltgerät umgesetzt werden. Die Einstellung der Amplitude kann dabei mittels des Spannungsteiler /Potentiometers ST stufenlos erfolgen.As will now be explained with reference to FIG. 3, provides a circuit in the interface ES (for example the zener diode circuit D1, D2, as shown in FIG. 1) that the (analog) amplitude information at the output of the voltage divider ST and thus at the input of the digital control input SE of Interface IS in a (digital) pulse width modulation is implemented, which is the evaluation logic AL is supplied by and this in turn in control signals for a connected Operating gear ECG is implemented. In particular, the Amplitude information provided by the user by means of the Potentiometer ST is set in a pulse width information and then by the evaluation logic in dimming control values be implemented for a ballast. The setting of the Amplitude can by means of the voltage divider / potentiometer ST steplessly.

In Fig. 3 ist der Fall geschildert, dass der Scheitelwert der am digitalen Steuereingang SE anliegenden Spannung einmal einen Wert UMAX1 und zu einem anderen Zeitpunkt den kleineren Wert (UMAX2 < UMAX1) aufweist. Der Scheitelwert der an dem digitalen Steuereingang SE kann bspw. von einem Benutzer per Hand and einem Potentiometer eingestellt werden. In der Schnittstellenschaltung ES wird beispielsweise mittels der in Fig. 1 dargestellten Zenerdioden-Schaltung D1, D2 eine Schwellenwertbildung +- UTH durchgeführt. Das Eingangssignal der Auswertelogik AL sieht dementsprechend schematisch wie in Fig. 3, untere Abbildung, aus. Bei einer hohen Amplitude UMAX1 der am digitalen Steuereingang SE anliegenden Wechselspannung ergibt sich ein PWM-Signal mit verhältnismäßig hoher Einschaltdauer t1 und entsprechend einem grossen Tastverhältnis.In Fig. 3, the case is described that the peak value of the voltage applied to the digital control input SE voltage once a value U MAX1 and at another time the smaller value (U MAX2 <U MAX1 ). The peak value at the digital control input SE can be adjusted, for example, by a user by hand and a potentiometer. In the interface circuit ES, threshold value formation + - U TH is performed, for example, by means of the Zener diode circuit D1, D2 shown in FIG. Accordingly, the input signal of the evaluation logic AL looks schematically as in FIG. 3, bottom illustration. With a high amplitude U MAX1 of the AC voltage applied to the digital control input SE results in a PWM signal with a relatively high duty cycle t 1 and corresponding to a large duty cycle.

Wenn dagegen mittels des Potentiometers/Spannungsteilers ST die Amplitude des an dem digitalen Steuereingang SE der Schnittstelle ES anliegenden Wechselspannung auf einen Wert UMAX2 < UMAX1 gedämpft wird, ergibt sich, wie in Fig. 3, untere Abbildung, dargestellt, am Eingang der Auswertelogik AL ein PWM-Signal mit einer verringerten Einschaltdauer t2 < t1 und entsprechend verringertem Tastverhältnis.If, by contrast, the amplitude of the alternating voltage present at the digital control input SE of the interface ES is attenuated to a value U MAX2 <U MAX1 by means of the potentiometer / voltage divider ST, then, as shown in FIG. 3, the lower illustration is shown at the input of the evaluation logic AL a PWM signal with a reduced duty cycle t2 <t1 and a corresponding reduced duty cycle.

Das Tastverhältnis wird dann von der Auswertelogik AL anhand einer in ihr implemetierten Tabelle oder Funktion in Dimm-Stellewerte, Ein-/Aus-Befehle etc. umgesetzt.The duty cycle is then based on the evaluation logic AL a table or function implemented in it in dimming position values, On / Off commands etc. implemented.

Mittels der Erfindung kann also ein dimmbares Vorschaltgerät mit einer Schnittstelle realisiert werden, welche sowohl mit digitalen Steuersignalen (z.B. DALI, DSI) wie auch mit einer kontinuierlich einstellbaren Netzspannung gedimmt werden kann. Die Netzspannung UNETZ wird dabei über einen Spannungsteiler ST den digitalen Steuereingang SE der Schnittstelle SI zugeführt. By means of the invention, therefore, a dimmable ballast can be realized with an interface which can be dimmed both with digital control signals (eg DALI, DSI) and with a continuously adjustable mains voltage. The mains voltage U NETZ is supplied via a voltage divider ST the digital control input SE of the interface SI.

Je nach Stellung des Potentiometers ST ändert sich auch die Spannung am digitalen Steuereingang SE. Die Schnittstellenschaltung SE leitet diese variable Spannung bzw. eine äquivalentes Signal über eine galvanische Kopplung GK der Auswertelogik AL zu. Die Auswertelogik AL sorgt dann dafür, dass beispielsweise eine Lampe entsprechend den am digitalen Steuereingang SE anliegenden Signalamplitude gedimmt wird.Depending on the position of the potentiometer ST also changes Voltage at the digital control input SE. The Interface circuit SE derives this variable voltage or an equivalent signal via a galvanic coupling GK the Evaluation logic AL to. The evaluation logic AL then ensures that, for example, a lamp according to the digital Control input SE adjacent signal amplitude is dimmed.

Die Erfindung kann beispielsweise in einfacher Weise bei dimmbaren Stehleuchten verwendet werden, welche in vielen Fällen bereits mit einem Potentiometer/Dimmer ausgestattet sind.The invention can, for example, in a simple manner dimmable floor lamps are used, which in many Cases already equipped with a potentiometer / dimmer are.

Claims (10)

Schnittstelle für ein Lampen-Betriebsgerät, insbesondere für ein Vorschaltgerät (EVG) für Gasentladungslampen, aufweisend einen digitalen Steuereingangs (SE) und eine Auswertelogik (AL) zur Verarbeitung von an den Anschlüssen anliegende Signalen und zur Ausgabe von Steuerbefehlen,
gekennzeichnet durch
einen mit dem digitalen Steuereingang (SE) verbundenen und mit Netzspannung versorgten einstellbaren Spannungsteiler (ST) zur Einstellung der Amplitude einer an dem digitalen Steuereingang anliegenden Netzspannung.Interface for a lamp operating device, in particular for a ballast (ECG) for gas discharge lamps, comprising a digital control input (SE) and an evaluation logic (AL) for processing signals applied to the terminals and for outputting control commands,
marked by
an adjustable voltage divider (ST) connected to the digital control input (SE) and supplied with mains voltage for setting the amplitude of a mains voltage applied to the digital control input. Schnittstelle nach Anspruch 1,
gekennzeichnet durch
Mittel (D1, D2) zur Umsetzung der Amplitude der anliegenden Netzspannung in eine Pulsbreiteninformation.Interface according to claim 1,
marked by
Means (D1, D2) for converting the amplitude of the applied mains voltage into a pulse width information. Schnittstelle nach Anspruch 2,
dadurch gekennzeichnet, dass die Auswertelogik (AL) dazu ausgelegt ist, die Pulsbreiteninformation in Steuerbefehle für ein Lampen-Betriebsgerät umzusetzen.Interface according to claim 2,
characterized in that the evaluation logic (AL) is adapted to convert the pulse width information into control commands for a lamp operating device. Schnittstelle nach Anspruch 2,
dadurch gekennzeichnet, dass die Auswertelogik (AL) dazu ausgelegt ist, die Pulsbreiteninformation in Dimm-Stellwerte für ein Lampen-Betriebsgerät (EVG) umzusetzen. Interface according to claim 2,
characterized in that the evaluation logic (AL) is adapted to implement the pulse width information in dimming control values for a lamp operating device (ECG). Schnittstelle nach einem der vorhergehenden Ansprüche,
gekennzeichnet durch
Zenerdioden (D1, D2), die die anliegende Netzspannung einer bipolaren Schwellenwertbildung unterziehen.Interface according to one of the preceding claims,
marked by
Zener diodes (D1, D2) which subject the applied mains voltage to bipolar thresholding. Lampen-Betriebsgerät, insbesondere ein dimmbares Vorschaltgerät (EVG) für Gasentladungslampen, aufweisend eine Schnittstelle (SI) nach einem der vorhergehenden Ansprüche.Lamp operating device, in particular a dimmable Ballast (ECG) for gas discharge lamps, comprising a Interface (SI) according to one of the preceding claims. Verfahren zur Erzeugung von Steuerfehlen für ein Lampen-Betriebsgerät, insbesondere für ein Vorschaltgerät für Gasentladungslampen, mit einer digitalen Schnittstelle (SI), aufweisend die folgenden Schritte: Erfassen der Amplitude einer an der digitalen Schnittstelle (SI) anliegenden Wechselspannung, Umsetzung (D1,D2) der Amplitudenhöhe der Wechselspannung in eine digitale Pulsbreiteninformation, die wiedergibt, wie lange die Amplitude der Wechselspannung einen vorgegebenen Schwellenwert überschreitet, und digitale Umsetzung (AL) der Pulsbreiteninformation in einen Steuerbefehl für das Lampen-Betriebsgerät (EVG). Method for generating control lamps for a lamp operating device, in particular for a ballast for gas discharge lamps, having a digital interface (SI), comprising the following steps: Detecting the amplitude of an AC voltage applied to the digital interface (SI), Conversion (D1, D2) of the amplitude level of the AC voltage into a digital pulse width information which represents how long the amplitude of the AC voltage exceeds a predetermined threshold value, and digital conversion (AL) of the pulse width information into a control command for the lamp control gear (ECG). Verfahren nach Anspruch 7,
gekennzeichnet durch den Schritt: Umsetzen (D1, D2) der Pulsbreiteninformation in Dimm-Stellwerte für ein Lampen-Betriebsgerät. Method according to claim 7,
characterized by the step: Conversion (D1, D2) of the pulse width information into dimming control values for a lamp control gear. Verfahren nach Anspruch 7 oder 8,
dadurch gekennzeichnet, dass die Amplitude der anliegenden Netzspannung kontinuierlich einstellbar (ST) ist.Method according to claim 7 or 8,
characterized in that the amplitude of the applied mains voltage is continuously adjustable (ST). Verfahren nach einem der Ansprüche 7 bis 9,
dadurch gekennzeichnet, dass die Umsetzung der Amplitudenhöhe in eine digitale Pulsbreiteninformation mittels einer Zenerdioden-Schaltung (D1, D2) erfolgt.Method according to one of claims 7 to 9,
characterized in that the conversion of the amplitude level into a digital pulse width information by means of a Zener diode circuit (D1, D2).
EP04013161.7A 2003-07-01 2004-06-03 Digital interface with a potentiometer Not-in-force EP1494507B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10329683 2003-07-01
DE10329683A DE10329683A1 (en) 2003-07-01 2003-07-01 Digital interface with potentiometer

Publications (2)

Publication Number Publication Date
EP1494507A1 true EP1494507A1 (en) 2005-01-05
EP1494507B1 EP1494507B1 (en) 2013-08-28

Family

ID=33426810

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04013161.7A Not-in-force EP1494507B1 (en) 2003-07-01 2004-06-03 Digital interface with a potentiometer

Country Status (3)

Country Link
US (1) US7466084B2 (en)
EP (1) EP1494507B1 (en)
DE (1) DE10329683A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2182778A1 (en) 2008-10-29 2010-05-05 Siteco Beleuchtungstechnik GmbH Method for controlling an external light and corresponding lamps
AT13027U1 (en) * 2011-09-02 2013-04-15 Tridonic Gmbh & Co Kg CONTROLLABLE OPERATOR

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10329876B4 (en) * 2003-07-02 2016-06-02 Tridonic Gmbh & Co Kg Interface for a lamp operating device with low standby losses and method for driving a lamp operating device via such an interface
WO2011073498A1 (en) * 2009-12-18 2011-06-23 Nokia Corporation Method and apparatus for driving a led with pulses
AT16197U1 (en) * 2015-02-12 2019-03-15 Tridonic Gmbh & Co Kg Operating device for a lighting device, system and method for operating a control gear
DE102018206796A1 (en) * 2018-05-03 2019-11-07 Osram Gmbh ADAPTER CIRCUIT
DE102019125445A1 (en) * 2019-07-12 2021-01-14 Erco Gmbh Control gear

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539281A (en) * 1994-06-28 1996-07-23 Energy Savings, Inc. Externally dimmable electronic ballast
US5614811A (en) * 1995-09-26 1997-03-25 Dyalem Concepts, Inc. Power line control system
US5872429A (en) * 1995-03-31 1999-02-16 Philips Electronics North America Corporation Coded communication system and method for controlling an electric lamp
US5945789A (en) * 1998-06-01 1999-08-31 Chou; Tsung-Ming Two-wire display lighting control structure
US6218787B1 (en) * 1998-04-20 2001-04-17 Jrs Technology Inc. Remote dimming control system for a fluorescent ballast utilizing existing building wiring
US6229271B1 (en) * 2000-02-24 2001-05-08 Osram Sylvania Inc. Low distortion line dimmer and dimming ballast
EP1128711A2 (en) * 2000-02-25 2001-08-29 Osram Sylvania Inc. Dual control dimming ballast
CA2345456A1 (en) * 2001-04-27 2002-10-27 Lumion Corporation Method and apparatus for controlling lights

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3965388A (en) * 1974-12-13 1976-06-22 Arthur D. Little, Inc. Digital light responsive switching circuit
JP3053658B2 (en) * 1991-03-04 2000-06-19 沖電気工業株式会社 Voltage / pulse width modulation circuit
DE4340604A1 (en) 1993-08-25 1995-03-02 Tridonic Bauelemente Ges Mbh Electronic ballast for supplying a load, for example a lamp
US5619081A (en) * 1994-01-18 1997-04-08 Leviton Manufacturing Co., Inc. Asymmetrical AC trigger simulation
US6094016A (en) 1997-03-04 2000-07-25 Tridonic Bauelemente Gmbh Electronic ballast
DE19757295B4 (en) 1997-03-04 2005-08-04 Tridonicatco Gmbh & Co. Kg Electronic ballast
JPH1167471A (en) * 1997-08-26 1999-03-09 Tec Corp Lighting system
JP3725015B2 (en) * 2000-09-22 2005-12-07 山洋電気株式会社 Uninterruptible power system
US6448713B1 (en) * 2000-12-07 2002-09-10 General Electric Company Sensing and control for dimmable electronic ballast
US6628093B2 (en) * 2001-04-06 2003-09-30 Carlile R. Stevens Power inverter for driving alternating current loads

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539281A (en) * 1994-06-28 1996-07-23 Energy Savings, Inc. Externally dimmable electronic ballast
US5872429A (en) * 1995-03-31 1999-02-16 Philips Electronics North America Corporation Coded communication system and method for controlling an electric lamp
US5614811A (en) * 1995-09-26 1997-03-25 Dyalem Concepts, Inc. Power line control system
US6218787B1 (en) * 1998-04-20 2001-04-17 Jrs Technology Inc. Remote dimming control system for a fluorescent ballast utilizing existing building wiring
US5945789A (en) * 1998-06-01 1999-08-31 Chou; Tsung-Ming Two-wire display lighting control structure
US6229271B1 (en) * 2000-02-24 2001-05-08 Osram Sylvania Inc. Low distortion line dimmer and dimming ballast
EP1128711A2 (en) * 2000-02-25 2001-08-29 Osram Sylvania Inc. Dual control dimming ballast
CA2345456A1 (en) * 2001-04-27 2002-10-27 Lumion Corporation Method and apparatus for controlling lights

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2182778A1 (en) 2008-10-29 2010-05-05 Siteco Beleuchtungstechnik GmbH Method for controlling an external light and corresponding lamps
AT13027U1 (en) * 2011-09-02 2013-04-15 Tridonic Gmbh & Co Kg CONTROLLABLE OPERATOR

Also Published As

Publication number Publication date
DE10329683A1 (en) 2005-02-03
US7466084B2 (en) 2008-12-16
US20050023989A1 (en) 2005-02-03
EP1494507B1 (en) 2013-08-28

Similar Documents

Publication Publication Date Title
EP1935213B1 (en) Method for operating an induction heating device
DE102011100002B4 (en) Device for controlling a lighting device
DE102008057333A1 (en) Adaptive PFC for lamp load circuit, in particular load circuit with LED
WO2001052607A1 (en) Device for controlling operating means for at least one electric illuminating means and a method for controlling operating means for at least one electric illuminating means
EP1494507B1 (en) Digital interface with a potentiometer
WO2012045478A1 (en) Pwm dimming of light sources
EP2859652A1 (en) Power factor correction circuit, control unit for an illuminant and method for controlling a power factor correction circuit
EP2837265B1 (en) Transformer for a lamp, led converter, and method for operating an llc resonant transformer
EP1473976B1 (en) Interface for digital and power line control signals and method for dimensioning such an interface
DE4441140A1 (en) Dimming circuit for fluorescent lamps
EP1696713A2 (en) Electronic ballast with current measuring means for high-pressure discharge lamps
EP2469972A1 (en) Cooking device
EP2375868B1 (en) Electronic pre-switching device with interface device
EP2702838B1 (en) Electronic ballast for an illumination device
DE112015005931B4 (en) Lighting system and method for controlling the lighting system
EP2591640B1 (en) Control of operational parameters of operational devices for led&#39;s
DE102019208960A1 (en) Procedure for operating a dimmer
AT16694U1 (en) Device for controlling a lighting device
EP1860925B1 (en) Electronic lamp cut-in unit with heater switch
DE102015114324A1 (en) Precise amplitude dimming of the LEDs
DE102017220963A1 (en) Gargerätevorrichtung
DE102008052532B4 (en) Circuit arrangement and method for controlling the power consumption of lighting systems with AC power supply
DE102007011648A1 (en) Configuring integrated circuit of electronic voltage adapter for light involves selectively connecting external circuit to measurement signal detection input of circuit for configuring that detects e.g. light source current and/or voltage
AT17617U1 (en) Circuit arrangement for operating lamps
DE102007027179A1 (en) Integrated control circuit i.e. hardware-controlled application-specific integrated circuit, for electronic ballast of e.g. low pressure-gas discharge lamp, has heating current detector detecting availability of heating circuit switch

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL HR LT LV MK

17P Request for examination filed

Effective date: 20050321

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

17Q First examination report despatched

Effective date: 20071113

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TRIDONIC GMBH & CO KG

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 629937

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130915

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502004014321

Country of ref document: DE

Effective date: 20131024

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130703

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131230

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131129

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502004014321

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20140530

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20140624

Year of fee payment: 11

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502004014321

Country of ref document: DE

Effective date: 20140530

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140603

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20150227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140603

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140630

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140630

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20150630

Year of fee payment: 12

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 629937

Country of ref document: AT

Kind code of ref document: T

Effective date: 20150603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20040603

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130828

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140630

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20160603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160603

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 502004014321

Country of ref document: DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20190830

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502004014321

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210101