US20010010894A1 - Method of forming a metal wiring by a dual damascene process using a photosensitive polymer - Google Patents
Method of forming a metal wiring by a dual damascene process using a photosensitive polymer Download PDFInfo
- Publication number
- US20010010894A1 US20010010894A1 US09/765,529 US76552901A US2001010894A1 US 20010010894 A1 US20010010894 A1 US 20010010894A1 US 76552901 A US76552901 A US 76552901A US 2001010894 A1 US2001010894 A1 US 2001010894A1
- Authority
- US
- United States
- Prior art keywords
- interlayer dielectric
- forming
- dielectric film
- photosensitive polymer
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76835—Combinations of two or more different dielectric layers having a low dielectric constant
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/7681—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76813—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving a partial via etch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
Definitions
- the present invention relates to a method of fabricating a semiconductor device, and more particularly, to a method of forming a metal wiring using a dual damascene process.
- a wiring layer In order to form a high performance multi-layered wiring structure having a low RC, a wiring layer must be formed of a metal having low resistivity and/or a dielectric layer having low permittivity must be used.
- a first interlayer dielectric film is formed on a semiconductor substrate on which a conductive layer is formed.
- a photosensitive polymer pattern having a first hole that has a first width and exposes the upper surface of the first interlayer dielectric film is formed on the first interlayer dielectric film.
- a second interlayer dielectric film is formed on the photosensitive polymer pattern and the exposed first interlayer dielectric film.
- a wiring region is formed by dry-etching the second interlayer dielectric film using the mask pattern as an etch mask.
- a via hole region is formed by dry-etching the first interlayer dielectric film using the photosensitive polymer pattern as an etch mask.
- the first and second interlayer dielectric films are each formed of a material selected from the group consisting of hydrogen silsesquioxane (HSQ), SiO 2 , SiCO, amorphous carbon, amorphous CF, porous silica, parylene, and combination thereof.
- HSQ hydrogen silsesquioxane
- SiO 2 silicon dioxide
- SiCO silicon dioxide
- amorphous carbon amorphous CF
- porous silica parylene, and combination thereof.
- the step of forming the photosensitive polymer pattern comprises the sub-steps of forming a photosensitive polymer film on the first interlayer dielectric film, and forming the photosensitive polymer pattern by exposing and developing a predetermined portion of the photosensitive polymer film.
- the photosensitive polymer film is made of a material selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene and polyimide.
- the mask pattern is formed of a photoresist or photosensitive polymer.
- the step of forming the wiring region and the step of forming the via hole region can be consecutively performed as a single etching step.
- the following steps can be further comprised: the step of removing the mask pattern, and the step of forming a wiring layer within the wiring region and simultaneously forming a via contact within the first hole and the via hole region for electrically connecting the semiconductor substrate to the wiring layer, by depositing a conductive material to fill the via hole region and the wiring region.
- the conductive material is a material selected from the group consisting of aluminum, tungsten, copper and alloys thereof.
- the step of forming a barrier layer on the second interlayer dielectric film, and on the photosensitive polymer pattern and the first interlayer dielectric film where they are exposed by the wiring region and the via hole region can be further comprised before the conducive material is deposited.
- the conductive material is deposited on the barrier layer.
- the barrier layer is formed of a material selected from the group consisting of Ta, TaN and TiN.
- the step of planarizing the upper surface of the wiring layer by chemical mechanical polishing can be further comprised after the step of forming the via contact.
- the barrier layer on the second interlayer dielectric film is removed by the CMP.
- a first interlayer dielectric film is formed on a semiconductor substrate on which a conductive layer is formed.
- An etch stop layer is formed on the first interlayer dielectric film.
- a second interlayer dielectric film is formed on the etch stop layer.
- a photosensitive polymer pattern having a first hole which has a first width and exposes the second interlayer dielectric film is formed on the second interlayer dielectric film.
- a photoresist pattern having a second hole which has a second width smaller than the first width and exposes the second interlayer dielectric film is formed on the upper surface of the second interlayer dielectric film exposed through the photosensitive polymer pattern and the first hole.
- a third hole, defining a second interlayer dielectric film pattern and an etch stop layer pattern, which expose a region of the first interlayer dielectric film through the second hole and the third hole having the same width as the second hole, are formed by sequentially dry-etching the exposed second interlayer dielectric film and the etch stop layer using the photoresist pattern as an etch mask.
- the photoresist pattern is removed.
- a wiring region and a via hole region are simultaneously formed by dry-etching the first and second interlayer dielectric films using the photosensitive polymer pattern and the etch stop layer pattern as an etch mask.
- the first and second interlayer dielectric films are each formed of a material selected from the group consisting of hydrogen silsesquioxane (HSQ), SiO 2 , SiCO, amorphous carbon, amorphous CF, porous silica, parylene, and combination thereof.
- HSQ hydrogen silsesquioxane
- SiO 2 silicon dioxide
- SiCO silicon dioxide
- amorphous carbon amorphous CF
- porous silica parylene, and combination thereof.
- the etch stop layer is formed of SiC or photosensitive polymer.
- the step of forming the photosensitive polymer pattern comprises the substeps of: forming a photosensitive polymer film on the second interlayer dielectric film; and forming the photosensitive polymer pattern by exposing and developing a predetermined portion of the photosensitive polymer film.
- the photosensitive polymer film is made of a material selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene and polyimide.
- the step of forming a wiring layer within the wiring region and simultaneously forming a via contact within the third hole formed in the etch stop layer pattern and within the via hole region for electrically connecting the semiconductor substrate to the wiring layer by depositing a conductive material to fill the via hole region and the wiring region can be further comprised after the step of simultaneously forming the wiring region and the via hole region.
- the conductive material is selected from the group consisting of aluminum, tungsten, copper and alloys thereof.
- the step of forming a barrier layer on the photosensitive polymer pattern, and on the second interlayer dielectric film, the etch stop layer pattern, the first interlayer dielectric film, where they are exposed by the wiring region and the via hole region, can be further comprised before the conducive material is deposited.
- the conductive material is deposited on the barrier layer.
- the barrier layer is formed of a material selected from the group consisting of Ta, TaN and TiN.
- the step of planarizing the upper surface of the wiring layer by chemical mechanical polishing can be further comprised after the step of forming the via contact.
- the barrier layer on the photosensitive polymer pattern is removed by the CMP.
- the capacitance generated between multi-layered metal wiring layers is remarkably reduced, so that RC delay can be minimized in the multi-layered metal wiring system, and the number of process steps required to form a metal wiring using a dual damascene process can be reduced.
- FIGS. 1A through 1H are cross-sectional views illustrating a method of forming a metal wiring using a dual damascene process, according to a first embodiment of the present invention.
- FIGS. 2A through 2J are cross-sectional views illustrating a method of forming a metal wiring using a dual damascene process, according to a second embodiment of the present invention.
- a first interlayer dielectric film 120 comprised of a low dielectric constant material is formed on a semiconductor substrate 100 on which a conductive layer 110 is formed.
- the conductive layer 110 maybe an impurities-doped region formed on the semiconductor substrate 100 or a wiring layer.
- the first interlayer dielectric film 120 is comprised of a polymer having low permittivity such as hydrogen silsesquioxane (HSQ), SiO 2 , SiCO, amorphous carbon, amorphous CF, porous silica, or parylene, and can be formed by chemical vapor deposition (CVD) or spin coating.
- HSQ hydrogen silsesquioxane
- SiO 2 silicon dioxide
- SiCO silicon dioxide
- amorphous carbon amorphous CF
- porous silica porous silica
- parylene parylene
- a photosensitive polymer pattern 130 having a first hole H 1 is formed on the first interlayer dielectric film 120 .
- the first hole H 1 has a first width W 1 and exposes a region of the upper surface of the first interlayer dielectric film 120 .
- the photosensitive polymer pattern 130 In order to form the photosensitive polymer pattern 130 , first, a photosensitive polymer film is formed on the first interlayer dielectric film 120 . Then, a region of the photosensitive polymer film is exposed and developed, thereby forming the photosensitive polymer pattern 130 .
- the photosensitive polymer film is formed of a photosensitive polymer having lower permittivity than a silicon oxide or a silicon nitride.
- Aliphatic polymer or aromatic polymer can be used as the photosensitive polymer.
- the photosensitive polymer is one selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene, and polyimide.
- a second interlayer dielectric film 140 comprised of a low dielectric constant material is formed on the upper surface of the photosensitive polymer pattern 130 and the exposed upper surface of the first interlayer dielectric film 120 .
- the second interlayer dielectric film 140 is comprised of photosensitive polymer having low permittivity such as HSQ, SiO 2 , SiCO, amorphous carbon, amorphous CF, porous silica, or parylene, and can be formed by CVD or spin coating.
- the second interlayer dielectric film 140 can be formed of the same material as that of the first interlayer dielectric film 120 or a different material.
- a mask pattern 150 having a second hole H 2 is formed on the second interlayer dielectric film 140 .
- the second hole H 2 has a second width W 2 larger than the first width W 1 and exposes a region of the second interlayer dielectric film 140 .
- the second hole H 2 is formed over the first hole H 1 , such that the first hole H 1 is exposed upon etching the second interlayer dielectric film 140 .
- the second interlayer dielectric film 140 is dry etched using the mask pattern 150 as an etch mask, thereby forming a wiring region 142 .
- the second interlayer dielectric film 140 can be etched by reactive ion etching (RIE) or sputtering.
- the first interlayer dielectric film 120 is etched by the same method as the method of etching the second interlayer dielectric film 140 .
- the etch process of the first interlayer dielectric film 120 can be combined in a single etch step with the etch process of the second interlayer dielectric film 140 .
- a barrier layer 160 is formed on the resultant structure on which the wiring region 142 and the via hole region 122 are formed. That is, the barrier layer 160 is formed on the surfaces of the second interlayer dielectric film 140 , and on the photosensitive polymer pattern 130 and the first interlayer dielectric film 120 where they are exposed by the wiring region 142 and the via hole region 122 .
- the barrier layer 160 is formed of a material selected from the group consisting of Ta, TaN, and TiN.
- a material selected from the group consisting of aluminum, tungsten, copper and alloys thereof is deposited as a conductive material to fill the via hole region 122 and the wiring region 142 .
- the resultant structure on which the conductive material is deposited is planarized by chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- the second interlayer dielectric film 140 is planarized. Planarization removes the conductive material deposited outside of wiring region 142 , thereby completing a wiring layer 182 formed in the wiring region 142 .
- the barrier layer 160 on the second interlayer dielectric film 140 is removed by the CMP.
- a via contact 184 for electrically connecting the conductive layer 110 on the semiconductor substrate 100 to the wiring layer 182 is formed in the first hole H 1 and the via hole region 122 .
- the first embodiment applies where the dual damascene process is performed to contact conductive layer 110 on semiconductor substrate 100 .
- An alternate embodiment uses the steps outlined above, but provides for a via contact 184 directly contacting semiconductor substrate 100 .
- FIGS. 2A through 2J are cross-sectional views illustrating a method of forming a metal wiring using a dual damascene process, according to a second embodiment of the present invention.
- an etch stop layer 230 is formed on the first interlayer dielectric film 220 .
- the etch stop layer 230 is formed of a material different from the first interlayer dielectric film 220 and a second interlayer dielectric film to be formed in the following process, in order to provide etch selectivity with respect to the second interlayer dielectric film.
- the etch stop layer 230 is formed of SiC or photosensitive polymer.
- the SiC and photosensitive polymer have lower permittivity than an oxide film.
- the photosensitive polymer suitable to form the etch stop layer 230 is polyolefin, polyacetal, polycarbonate, polypropylene, or polyimide.
- a photosensitive polymer pattern 250 having a first hole HH 1 is formed on the second interlayer dielectric film 240 .
- the first hole HH 1 has a first width WW 1 and exposes a region of the second interlayer dielectric film 240 .
- the photosensitive polymer film is formed of a photosensitive polymer having lower permittivity than a silicon oxide or a silicon nitride.
- Polyolefin, polyacetal, polycarbonate, polypropylene or polyimide can be used as the photosensitive polymer in the present invention.
- a photoresist pattern 260 having a second hole HH 2 is formed on the photosensitive polymer pattern 250 and the second interlayer dielectric film 240 exposed through the first hole HH 1 .
- the second hole HH 2 has a second width WW 2 smaller than the first width WW 1 and exposes a portion of the second interlayer dielectric film 240 .
- the exposed second interlayer dielectric film 240 is dry-etched using the photoresist pattern 260 as an etch mask. Then, as shown in FIG. 2G, a region of the etch stop layer 230 exposed by etching the second interlayer dielectric film 240 is dry-etched. These two etch steps form a third hole HH 3 , defining a second interlayer dielectric film pattern 240 a and an etch stop layer pattern 230 a , and exposing a region of the first interlayer dielectric film 220 through the third hole HH 3 having almost the same width as the second hole HH 2 .
- Etching of the second interlayer dielectric film 240 and the etch stop layer 230 can be performed by RIE or sputtering.
- the respective etching processes can be consecutively performed as a two-step etching process where each step is performed in-situ under different conditions within a single etch chamber.
- the photoresist pattern 260 is removed.
- the second interlayer dielectric film pattern 240 a ′ and the first interlayer dielectric film 220 are dry-etched using the photosensitive polymer pattern 250 and the etch stop layer pattern 230 a as etch masks, thereby simultaneously forming a wiring region 242 and a via hole region 222 .
- RIE or sputtering can be used for the dry etching step.
- a barrier layer 270 is formed on the resultant structure on which the wiring region 242 and the via hole region 222 are formed. That is, the barrier layer 270 is formed on the photosensitive polymer pattern 250 , and on the second interlayer dielectric film pattern 240 a ′, the etch stop layer pattern 230 a , and the first interlayer dielectric film 220 , where they are exposed by the wiring region 242 and the via hole region 222 .
- the barrier layer 270 is formed of a material selected from the group consisting of Ta, TaN and TiN.
- the resultant structure on which the conductive material is deposited is planarized by CMP. Planarization removes the conductive material deposited outside of wiring region 242 , thereby completing a wiring layer 282 within the wiring region 242 . Also, a via hole contact 284 for electrically connecting the conductive layer 210 on the semiconductor substrate 200 to the wiring layer 282 is formed within the third hole HH 3 formed in the etch stop layer pattern 230 a and within the via hole region 222 . The CMP process also removes the barrier layer 270 on the photosensitive polymer pattern 250 .
- the second embodiment applies where the dual damascene process is performed on the conductive layer 210 on the semiconductor substrate 200 .
- the method described above can also be applied when the via contact 284 is directly connected to the semiconductor substrate 200 .
- the wiring layer 282 can be a bit line or a word line instead of a wiring layer for interconnection between conductive layers.
- the contact formed through the first interlayer dielectric film 220 can constitute a contact plug instead of the via contact 284 described above.
- a relatively-high dielectric constant material such as a silicon nitride having a permittivity of about 7.5 is usually used as an etch mask to pattern an interlayer dielectric film.
- a photosensitive polymer having a low permittivity of 3.0 or less is used as the etch mask to pattern the interlayer dielectric film, thus effectively reducing the total capacitance of the interlayer dielectric film compared to the prior art.
- a mask pattern to be used to pattern the interlayer dielectric film is formed of a photosensitive polymer having low permittivity, thus remarkably reducing capacitance generated between multi-layered metal wiring layer.
Abstract
A method of forming a metal wiring using a dual damascene process is provided. A photosensitive polymer having low permittivity is used as an etch mask. Though the etch mask remains in the final structure, its low permittivity reduces parasitic capacitance effects. In this method, a photosensitive polymer pattern having a first hole with a first width is formed on a first interlayer dielectric film. A second interlayer dielectric film is formed on the photosensitive polymer pattern. A mask pattern, having a second hole, above the first hole, with a second width larger than the first width, is formed on the second interlayer dielectric film. A wiring region is formed by dry-etching the second interlayer dielectric film using the mask pattern as an etch mask. A via hole region is formed by dry-etching the first interlayer dielectric film using the photosensitive polymer pattern as an etch mask.
Description
- This application is a divisional of U.S. patent application Ser. No. 09/350,806, filed Jul. 9, 1999, entitled METHOD OF FORMING A METAL WIRING BY A DUAL DAMASCENE PROCESS USING A PHOTOSENSITIVE POLYMER, presently pending.
- 1. Field of the Invention
- The present invention relates to a method of fabricating a semiconductor device, and more particularly, to a method of forming a metal wiring using a dual damascene process.
- 2. Description of the Related Art
- With an increase in the integration of semiconductor devices, a multi-layered metal wiring structure is required, and the spacing between metal wirings has decreased. Thus, the parasitic resistance (R) effect and the parasitic capacitance (C) effects existing between adjacent conductors on a layer and between vertically adjacent wiring layers are potentially greater for highly-integrated semiconductor devices. Such parasitic resistance and capacitance degrade the electrical performance of the device due to a delay induced by RC. Also, the parasitic resistance and capacitance components increase the overall chip power dissipation and the amount of signal cross talk. Therefore, in ultra highly-integrated semiconductor devices, it is important to develop a technology of multi-layered wiring having a small RC.
- In order to form a high performance multi-layered wiring structure having a low RC, a wiring layer must be formed of a metal having low resistivity and/or a dielectric layer having low permittivity must be used.
- In order to lower the resistance in the metal wiring layer, research is actively being conducted into using a metal having low resistivity, e.g., copper, to form the metal wiring layer. But it is difficult to obtain a copper wiring by directly patterning a copper film using photolithography. Thus, a dual damascene process is usually used to form the copper wiring.
- Also, in order to reduce the capacitance generated between the metal wiring layers, a technique of using a low dielectric film as an interlayer dielectric film between the metal wirings has been developed.
- In the prior art, however, even if the low dielectric film is used as the interlayer dielectric film, a film formed of a material having relatively high permittivity such as a silicon nitride or a silicon oxynitride is used as a mask layer for patterning the interlayer dielectric film during the dual damascene process. As a result, the high permittivity mask layer remains between the interlayer dielectric film even after the device is completed, thus increasing the mean permittivity of the interlayer dielectric film. Consequently, the advantage of using the low dielectric film as the interlayer dielectric film is reduced.
- To solve the above problems, it is an objective of the present invention to provide a method of forming a metal wiring using a dual damascene process, by which capacitance generated between multi-layered metal wirings in a semiconductor device can be minimized.
- Accordingly, a first interlayer dielectric film is formed on a semiconductor substrate on which a conductive layer is formed. A photosensitive polymer pattern having a first hole that has a first width and exposes the upper surface of the first interlayer dielectric film is formed on the first interlayer dielectric film. A second interlayer dielectric film is formed on the photosensitive polymer pattern and the exposed first interlayer dielectric film. A mask pattern having a second hole which is located directly above the first hole, has a second width larger than the first width, and exposes the second interlayer dielectric film, is formed on the second interlayer dielectric film. A wiring region is formed by dry-etching the second interlayer dielectric film using the mask pattern as an etch mask. A via hole region is formed by dry-etching the first interlayer dielectric film using the photosensitive polymer pattern as an etch mask.
- The first and second interlayer dielectric films are each formed of a material selected from the group consisting of hydrogen silsesquioxane (HSQ), SiO2, SiCO, amorphous carbon, amorphous CF, porous silica, parylene, and combination thereof.
- The step of forming the photosensitive polymer pattern comprises the sub-steps of forming a photosensitive polymer film on the first interlayer dielectric film, and forming the photosensitive polymer pattern by exposing and developing a predetermined portion of the photosensitive polymer film.
- The photosensitive polymer film is made of a material selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene and polyimide.
- The mask pattern is formed of a photoresist or photosensitive polymer.
- The step of forming the wiring region and the step of forming the via hole region can be consecutively performed as a single etching step.
- After the step of forming the via hole region, the following steps can be further comprised: the step of removing the mask pattern, and the step of forming a wiring layer within the wiring region and simultaneously forming a via contact within the first hole and the via hole region for electrically connecting the semiconductor substrate to the wiring layer, by depositing a conductive material to fill the via hole region and the wiring region.
- The conductive material is a material selected from the group consisting of aluminum, tungsten, copper and alloys thereof.
- The step of forming a barrier layer on the second interlayer dielectric film, and on the photosensitive polymer pattern and the first interlayer dielectric film where they are exposed by the wiring region and the via hole region can be further comprised before the conducive material is deposited. Here, the conductive material is deposited on the barrier layer. The barrier layer is formed of a material selected from the group consisting of Ta, TaN and TiN.
- The step of planarizing the upper surface of the wiring layer by chemical mechanical polishing (CMP) can be further comprised after the step of forming the via contact. Here, the barrier layer on the second interlayer dielectric film is removed by the CMP.
- According to another embodiment of the present invention, a first interlayer dielectric film is formed on a semiconductor substrate on which a conductive layer is formed. An etch stop layer is formed on the first interlayer dielectric film. A second interlayer dielectric film is formed on the etch stop layer. A photosensitive polymer pattern having a first hole which has a first width and exposes the second interlayer dielectric film is formed on the second interlayer dielectric film. A photoresist pattern having a second hole which has a second width smaller than the first width and exposes the second interlayer dielectric film is formed on the upper surface of the second interlayer dielectric film exposed through the photosensitive polymer pattern and the first hole. A third hole, defining a second interlayer dielectric film pattern and an etch stop layer pattern, which expose a region of the first interlayer dielectric film through the second hole and the third hole having the same width as the second hole, are formed by sequentially dry-etching the exposed second interlayer dielectric film and the etch stop layer using the photoresist pattern as an etch mask. The photoresist pattern is removed. A wiring region and a via hole region are simultaneously formed by dry-etching the first and second interlayer dielectric films using the photosensitive polymer pattern and the etch stop layer pattern as an etch mask.
- The first and second interlayer dielectric films are each formed of a material selected from the group consisting of hydrogen silsesquioxane (HSQ), SiO2, SiCO, amorphous carbon, amorphous CF, porous silica, parylene, and combination thereof.
- The etch stop layer is formed of SiC or photosensitive polymer.
- The step of forming the photosensitive polymer pattern comprises the substeps of: forming a photosensitive polymer film on the second interlayer dielectric film; and forming the photosensitive polymer pattern by exposing and developing a predetermined portion of the photosensitive polymer film.
- The photosensitive polymer film is made of a material selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene and polyimide.
- The step of forming a wiring layer within the wiring region and simultaneously forming a via contact within the third hole formed in the etch stop layer pattern and within the via hole region for electrically connecting the semiconductor substrate to the wiring layer by depositing a conductive material to fill the via hole region and the wiring region can be further comprised after the step of simultaneously forming the wiring region and the via hole region. The conductive material is selected from the group consisting of aluminum, tungsten, copper and alloys thereof.
- The step of forming a barrier layer on the photosensitive polymer pattern, and on the second interlayer dielectric film, the etch stop layer pattern, the first interlayer dielectric film, where they are exposed by the wiring region and the via hole region, can be further comprised before the conducive material is deposited. Here, the conductive material is deposited on the barrier layer. The barrier layer is formed of a material selected from the group consisting of Ta, TaN and TiN.
- The step of planarizing the upper surface of the wiring layer by chemical mechanical polishing (CMP) can be further comprised after the step of forming the via contact. Here, the barrier layer on the photosensitive polymer pattern is removed by the CMP.
- According to the present invention, the capacitance generated between multi-layered metal wiring layers is remarkably reduced, so that RC delay can be minimized in the multi-layered metal wiring system, and the number of process steps required to form a metal wiring using a dual damascene process can be reduced.
- The above objective and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:
- FIGS. 1A through 1H are cross-sectional views illustrating a method of forming a metal wiring using a dual damascene process, according to a first embodiment of the present invention; and
- FIGS. 2A through 2J are cross-sectional views illustrating a method of forming a metal wiring using a dual damascene process, according to a second embodiment of the present invention.
- Referring to FIG. 1A, a first
interlayer dielectric film 120 comprised of a low dielectric constant material is formed on asemiconductor substrate 100 on which aconductive layer 110 is formed. Here, theconductive layer 110 maybe an impurities-doped region formed on thesemiconductor substrate 100 or a wiring layer. - The first
interlayer dielectric film 120 is comprised of a polymer having low permittivity such as hydrogen silsesquioxane (HSQ), SiO2, SiCO, amorphous carbon, amorphous CF, porous silica, or parylene, and can be formed by chemical vapor deposition (CVD) or spin coating. - Referring to FIG. 1B, a
photosensitive polymer pattern 130 having a first hole H1 is formed on the firstinterlayer dielectric film 120. The first hole H1 has a first width W1 and exposes a region of the upper surface of the firstinterlayer dielectric film 120. - In order to form the
photosensitive polymer pattern 130, first, a photosensitive polymer film is formed on the firstinterlayer dielectric film 120. Then, a region of the photosensitive polymer film is exposed and developed, thereby forming thephotosensitive polymer pattern 130. - The photosensitive polymer film is formed of a photosensitive polymer having lower permittivity than a silicon oxide or a silicon nitride. Aliphatic polymer or aromatic polymer can be used as the photosensitive polymer. Preferably, the photosensitive polymer is one selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene, and polyimide.
- Referring to FIG. 1C, a second
interlayer dielectric film 140 comprised of a low dielectric constant material is formed on the upper surface of thephotosensitive polymer pattern 130 and the exposed upper surface of the firstinterlayer dielectric film 120. - The second
interlayer dielectric film 140 is comprised of photosensitive polymer having low permittivity such as HSQ, SiO2, SiCO, amorphous carbon, amorphous CF, porous silica, or parylene, and can be formed by CVD or spin coating. The secondinterlayer dielectric film 140 can be formed of the same material as that of the firstinterlayer dielectric film 120 or a different material. - Referring to FIG. 1D, a
mask pattern 150 having a second hole H2 is formed on the secondinterlayer dielectric film 140. The second hole H2 has a second width W2 larger than the first width W1 and exposes a region of the secondinterlayer dielectric film 140. Here, the second hole H2 is formed over the first hole H1, such that the first hole H1 is exposed upon etching the secondinterlayer dielectric film 140. - In its preferred embodiment, the
mask pattern 150 is formed of photoresist. Themask pattern 150 can be formed of the aforementioned photosensitive polymer having low permittivity. - Referring to FIG. 1E, the second
interlayer dielectric film 140 is dry etched using themask pattern 150 as an etch mask, thereby forming awiring region 142. The secondinterlayer dielectric film 140 can be etched by reactive ion etching (RIE) or sputtering. - When the
wiring region 142 is formed, the first hole H1 of thephotosensitive polymer pattern 130 and the periphery of the first hole H1 are exposed by thewiring region 142, and thus a region of the firstinterlayer dielectric film 120 is exposed through the first hole H1 of thephotosensitive polymer pattern 130. - Referring to FIG. 1F, the first
interlayer dielectric film 120 is dry-etched using thephotosensitive polymer pattern 130 as an etch mask, thereby forming a viahole region 122 exposing a region of theconductive layer 110. - The first
interlayer dielectric film 120 is etched by the same method as the method of etching the secondinterlayer dielectric film 140. The etch process of the firstinterlayer dielectric film 120 can be combined in a single etch step with the etch process of the secondinterlayer dielectric film 140. - Referring to FIG. 1G, after the
mask pattern 150 is removed, abarrier layer 160 is formed on the resultant structure on which thewiring region 142 and the viahole region 122 are formed. That is, thebarrier layer 160 is formed on the surfaces of the secondinterlayer dielectric film 140, and on thephotosensitive polymer pattern 130 and the firstinterlayer dielectric film 120 where they are exposed by thewiring region 142 and the viahole region 122. Thebarrier layer 160 is formed of a material selected from the group consisting of Ta, TaN, and TiN. - Referring to FIG. 1H, a material selected from the group consisting of aluminum, tungsten, copper and alloys thereof is deposited as a conductive material to fill the via
hole region 122 and thewiring region 142. - Thereafter, the resultant structure on which the conductive material is deposited is planarized by chemical mechanical polishing (CMP). Thus, the second
interlayer dielectric film 140 is planarized. Planarization removes the conductive material deposited outside ofwiring region 142, thereby completing awiring layer 182 formed in thewiring region 142. Here, thebarrier layer 160 on the secondinterlayer dielectric film 140 is removed by the CMP. Also, a viacontact 184 for electrically connecting theconductive layer 110 on thesemiconductor substrate 100 to thewiring layer 182 is formed in the first hole H1 and the viahole region 122. - The first embodiment applies where the dual damascene process is performed to contact
conductive layer 110 onsemiconductor substrate 100. An alternate embodiment uses the steps outlined above, but provides for a viacontact 184 directly contactingsemiconductor substrate 100. - The
wiring layer 182 can be a bit line or a word line instead of a wiring layer for interconnection between conductive layers. Also, the contact formed through the firstinterlayer dielectric film 120 can be a contact plug instead of the above-described viacontact 184. - FIGS. 2A through 2J are cross-sectional views illustrating a method of forming a metal wiring using a dual damascene process, according to a second embodiment of the present invention.
- Referring to FIG. 2A, a first
interlayer dielectric film 220 of a low dielectric constant material is formed on asemiconductor substrate 200 on which aconductive layer 210 is formed. The firstinterlayer dielectric film 220 is formed of a polymer having low permittivity such as HSQ, SiO2, SiCO, amorphous carbon, amorphous CF, porous silica, or parylene, by chemical vapor deposition (CVD) or spin coating. - Referring to FIG. 2B, an
etch stop layer 230 is formed on the firstinterlayer dielectric film 220. Theetch stop layer 230 is formed of a material different from the firstinterlayer dielectric film 220 and a second interlayer dielectric film to be formed in the following process, in order to provide etch selectivity with respect to the second interlayer dielectric film. For example, theetch stop layer 230 is formed of SiC or photosensitive polymer. The SiC and photosensitive polymer have lower permittivity than an oxide film. The photosensitive polymer suitable to form theetch stop layer 230 is polyolefin, polyacetal, polycarbonate, polypropylene, or polyimide. - Referring to FIG. 2C, a second
interlayer dielectric film 240 is formed on theetch stop layer 230. The secondinterlayer dielectric film 240 is formed of a polymer having low permittivity such as HSQ, SiO2, SiCO, amorphous carbon, amorphous CF, porous silica or parylene, by CVD or spin coating. The secondinterlayer dielectric film 240 can be formed of the same material as that of the firstinterlayer dielectric film 220 or a different material. - Referring to FIG. 2D, a
photosensitive polymer pattern 250 having a first hole HH1 is formed on the secondinterlayer dielectric film 240. The first hole HH1 has a first width WW1 and exposes a region of the secondinterlayer dielectric film 240. - In order to form the
photosensitive polymer pattern 250, a photosensitive polymer film is formed on the secondinterlayer dielectric film 240. Then, a region of the photosensitive polymer film is exposed and developed, thereby forming thephotosensitive polymer pattern 250. - The photosensitive polymer film is formed of a photosensitive polymer having lower permittivity than a silicon oxide or a silicon nitride. Polyolefin, polyacetal, polycarbonate, polypropylene or polyimide can be used as the photosensitive polymer in the present invention.
- Referring to FIG. 2E, a
photoresist pattern 260 having a second hole HH2 is formed on thephotosensitive polymer pattern 250 and the secondinterlayer dielectric film 240 exposed through the first hole HH1. The second hole HH2 has a second width WW2 smaller than the first width WW1 and exposes a portion of the secondinterlayer dielectric film 240. - As shown in FIG. 2F, the exposed second
interlayer dielectric film 240 is dry-etched using thephotoresist pattern 260 as an etch mask. Then, as shown in FIG. 2G, a region of theetch stop layer 230 exposed by etching the secondinterlayer dielectric film 240 is dry-etched. These two etch steps form a third hole HH3, defining a second interlayerdielectric film pattern 240 a and an etchstop layer pattern 230 a, and exposing a region of the firstinterlayer dielectric film 220 through the third hole HH3 having almost the same width as the second hole HH2. - Etching of the second
interlayer dielectric film 240 and theetch stop layer 230 can be performed by RIE or sputtering. The respective etching processes can be consecutively performed as a two-step etching process where each step is performed in-situ under different conditions within a single etch chamber. - After the third hole HH3 is formed, the
photoresist pattern 260 is removed. - Referring to FIG. 2H, the second interlayer
dielectric film pattern 240 a′ and the firstinterlayer dielectric film 220 are dry-etched using thephotosensitive polymer pattern 250 and the etchstop layer pattern 230 a as etch masks, thereby simultaneously forming awiring region 242 and a viahole region 222. Here, RIE or sputtering can be used for the dry etching step. - Referring to FIG. 2I, a
barrier layer 270 is formed on the resultant structure on which thewiring region 242 and the viahole region 222 are formed. That is, thebarrier layer 270 is formed on thephotosensitive polymer pattern 250, and on the second interlayerdielectric film pattern 240 a′, the etchstop layer pattern 230 a, and the firstinterlayer dielectric film 220, where they are exposed by thewiring region 242 and the viahole region 222. Thebarrier layer 270 is formed of a material selected from the group consisting of Ta, TaN and TiN. - Referring to FIG. 2J, a material selected from the group consisting of aluminum, tungsten, copper and alloys thereof is deposited as a conductive material to fill the via
hole region 222 and thewiring region 242. - Then, the resultant structure on which the conductive material is deposited is planarized by CMP. Planarization removes the conductive material deposited outside of
wiring region 242, thereby completing awiring layer 282 within thewiring region 242. Also, a viahole contact 284 for electrically connecting theconductive layer 210 on thesemiconductor substrate 200 to thewiring layer 282 is formed within the third hole HH3 formed in the etchstop layer pattern 230 a and within the viahole region 222. The CMP process also removes thebarrier layer 270 on thephotosensitive polymer pattern 250. - The second embodiment applies where the dual damascene process is performed on the
conductive layer 210 on thesemiconductor substrate 200. However, the method described above can also be applied when the viacontact 284 is directly connected to thesemiconductor substrate 200. - The
wiring layer 282 can be a bit line or a word line instead of a wiring layer for interconnection between conductive layers. Also, the contact formed through the firstinterlayer dielectric film 220 can constitute a contact plug instead of the viacontact 284 described above. - In a conventional method of forming a metal wiring using the dual damascene process, a relatively-high dielectric constant material such as a silicon nitride having a permittivity of about 7.5 is usually used as an etch mask to pattern an interlayer dielectric film. However, in the present invention, a photosensitive polymer having a low permittivity of 3.0 or less is used as the etch mask to pattern the interlayer dielectric film, thus effectively reducing the total capacitance of the interlayer dielectric film compared to the prior art.
- In the preferred embodiments as described above, when a multi-layered metal wiring is formed by the dual damascene process, a mask pattern to be used to pattern the interlayer dielectric film is formed of a photosensitive polymer having low permittivity, thus remarkably reducing capacitance generated between multi-layered metal wiring layer.
- Also, the conventional method using a silicon nitride film as an etch mask requires additional steps to form the etch mask pattern. However, in the present invention, the mask pattern used to pattern the interlayer dielectric film is formed of a photosensitive polymer, so that the number of process steps required to form the mask pattern is reduced. Therefore, the total number of process steps required to form the metal wirings using the dual damascene process is reduced.
- As described above, the present invention was described in detail with the preferred embodiments, but it is not limited to these embodiments. Various modification may be effected within the technical spirit of the present invention by those skilled in the art.
Claims (11)
1. A method of forming a metal wiring, comprising the steps of:
(a) forming a first interlayer dielectric film on a semiconductor substrate;
(b) forming an etch stop layer on the first interlayer dielectric film;
(c) forming a second interlayer dielectric film on the etch stop layer;
(d) forming a photosensitive polymer pattern on the second interlayer dielectric film, the photosensitive polymer pattern having a first hole with a first width, the first hole exposing a surface region of the second interlayer dielectric film;
(e) forming a photoresist pattern overlying both the photosensitive polymer pattern and the exposed surface region of the second interlayer dielectric film, the photoresist pattern having a second hole, with a second width smaller than the first width, the second hole exposing a sub-region of the surface region of the second interlayer dielectric film;
(f) sequentially dry-etching the exposed sub-region of the second interlayer dielectric film and the etch stop layer underlying the exposed sub-region using the photoresist pattern as an etch mask, thereby forming a third hole, said third hole defining a second interlayer dielectric film pattern and an etch stop layer pattern and exposing a sub-region of the first interlayer dielectric layer underlying the second hole;
(g) removing the photoresist pattern; and
(h) dry-etching the first interlayer dielectric film using the etch stop layer pattern as an etch mask, and the second interlayer dielectric film using the photosensitive polymer pattern as an etch mask, thereby forming a wiring region in the second interlayer dielectric layer and a via hole region in the first interlayer dielectric layer.
2. The method of forming a metal wiring as claimed in , wherein each of the first and second interlayer dielectric films is formed of a material selected from the group consisting of hydrogen silsesquioxane (HSQ), SiO2, SiCO, amorphous carbon, amorphous CF, porous silica, parylene, and combination thereof.
claim 1
3. The method of forming a metal wiring as claimed in , wherein the etch stop layer in the step (b) is formed of SiC or photosensitive polymer.
claim 1
4. The method of forming a metal wiring as claimed in , wherein the step (d) comprises the substeps of:
claim 1
(d-1) forming a photosensitive polymer film on the second interlayer dielectric film;
and
(d-2) forming the photosensitive polymer pattern by exposing and developing a predetermined portion of the photosensitive polymer film.
5. The method of forming a metal wiring as claimed in , wherein the photosensitive polymer film is made of a material selected from the group consisting of polyolefin, polyacetal, polycarbonate, polypropylene and polyimide.
claim 4
6. The method of forming a metal wiring as claimed in , further comprising, after the step (h), the steps of:
claim 1
(i) forming a conductive layer by depositing a conductive material to fill the via hole region and the wiring region.
7. The method of forming a metal wiring as claimed in , wherein the conductive material is selected from the group consisting of aluminum, tungsten, copper and alloys thereof.
claim 6
8. The method of forming a metal wiring as claimed in , further comprising, before the conducive material is deposited in the step (i), the step of forming a barrier layer on the photosensitive polymer pattern, and on the second interlayer dielectric film, the etch stop layer pattern, the first interlayer dielectric film where they are exposed by the wiring region and the via hole region.
claim 6
9. The method of forming a metal wiring as claimed in , wherein the barrier layer is formed of a material selected from the group consisting of Ta, TaN and TiN.
claim 8
10. The method of forming a metal wiring as claimed in , after the step (i), further comprising, the step of planarizing the conductive layer by chemical mechanical polishing (CMP), wherein the barrier layer is removed by the CMP where the layer overlies the photosensitive polymer pattern.
claim 8
11. The method of forming a metal wiring as claimed in , after the step (i), further comprising, the step of forming a wiring layer within the wiring region by patterning the conductive layer by using a photoresist pattern.
claim 8
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/765,529 US6294315B2 (en) | 1998-07-09 | 2001-01-19 | Method of forming a metal wiring by a dual damascene process using a photosensitive polymer |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR98-27664 | 1998-07-09 | ||
KR1019980027664A KR100265771B1 (en) | 1998-07-09 | 1998-07-09 | Method for metallization by dual damascene process using photosensitive polymer |
US09/350,806 US6218079B1 (en) | 1998-07-09 | 1999-07-09 | Method for metalization by dual damascene process using photosensitive polymer |
US09/765,529 US6294315B2 (en) | 1998-07-09 | 2001-01-19 | Method of forming a metal wiring by a dual damascene process using a photosensitive polymer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/350,806 Division US6218079B1 (en) | 1998-07-09 | 1999-07-09 | Method for metalization by dual damascene process using photosensitive polymer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010010894A1 true US20010010894A1 (en) | 2001-08-02 |
US6294315B2 US6294315B2 (en) | 2001-09-25 |
Family
ID=19543598
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/350,806 Expired - Lifetime US6218079B1 (en) | 1998-07-09 | 1999-07-09 | Method for metalization by dual damascene process using photosensitive polymer |
US09/765,529 Expired - Lifetime US6294315B2 (en) | 1998-07-09 | 2001-01-19 | Method of forming a metal wiring by a dual damascene process using a photosensitive polymer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/350,806 Expired - Lifetime US6218079B1 (en) | 1998-07-09 | 1999-07-09 | Method for metalization by dual damascene process using photosensitive polymer |
Country Status (3)
Country | Link |
---|---|
US (2) | US6218079B1 (en) |
JP (1) | JP3721275B2 (en) |
KR (1) | KR100265771B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6468898B1 (en) * | 1999-09-29 | 2002-10-22 | Nec Corporation | Method of manufacturing semiconductor device |
US20090093114A1 (en) * | 2007-10-09 | 2009-04-09 | Sean David Burns | Method of forming a dual-damascene structure using an underlayer |
US20110095427A1 (en) * | 2008-05-13 | 2011-04-28 | Micron Technology, Inc. | Low-resistance interconnects and methods of making same |
CN103295955A (en) * | 2012-03-02 | 2013-09-11 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing semiconductor structure |
CN105742227A (en) * | 2014-12-08 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | Method for improving profiles of through hole and trench in dielectric layer |
US20190124778A1 (en) * | 2017-10-25 | 2019-04-25 | Unimicron Technology Corp. | Circuit board and method for manufacturing the same |
US10433426B2 (en) | 2017-10-25 | 2019-10-01 | Unimicron Technology Corp. | Circuit board and method for manufacturing the same |
US11158520B2 (en) * | 2019-03-11 | 2021-10-26 | Hrl Laboratories, Llc | Method to protect die during metal-embedded chip assembly (MECA) process |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100265771B1 (en) * | 1998-07-09 | 2000-10-02 | 윤종용 | Method for metallization by dual damascene process using photosensitive polymer |
JP2000216247A (en) * | 1999-01-22 | 2000-08-04 | Nec Corp | Semiconductor device and its manufacture |
US20050158666A1 (en) * | 1999-10-15 | 2005-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lateral etch inhibited multiple etch method for etching material etchable with oxygen containing plasma |
US6812130B1 (en) * | 2000-02-09 | 2004-11-02 | Infineon Technologies Ag | Self-aligned dual damascene etch using a polymer |
US6596623B1 (en) * | 2000-03-17 | 2003-07-22 | Advanced Micro Devices, Inc. | Use of organic spin on materials as a stop-layer for local interconnect, contact and via layers |
US6316351B1 (en) * | 2000-05-31 | 2001-11-13 | Taiwan Semiconductor Manufacturing Company | Inter-metal dielectric film composition for dual damascene process |
US6372653B1 (en) * | 2000-07-07 | 2002-04-16 | Taiwan Semiconductor Manufacturing Co., Ltd | Method of forming dual damascene structure |
US6737222B2 (en) * | 2000-11-21 | 2004-05-18 | Advanced Micro Devices, Inc. | Dual damascene process utilizing a bi-layer imaging layer |
KR100379530B1 (en) * | 2000-12-29 | 2003-04-10 | 주식회사 하이닉스반도체 | method for forming dual damascene of semiconductor device |
JP2002217287A (en) * | 2001-01-17 | 2002-08-02 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method thereof |
US6603204B2 (en) * | 2001-02-28 | 2003-08-05 | International Business Machines Corporation | Low-k interconnect structure comprised of a multilayer of spin-on porous dielectrics |
JP4278333B2 (en) * | 2001-03-13 | 2009-06-10 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US6797605B2 (en) * | 2001-07-26 | 2004-09-28 | Chartered Semiconductor Manufacturing Ltd. | Method to improve adhesion of dielectric films in damascene interconnects |
JP4891018B2 (en) * | 2001-08-07 | 2012-03-07 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor integrated circuit device |
JP2003152074A (en) * | 2001-11-09 | 2003-05-23 | Sony Corp | Method for manufacturing semiconductor device |
KR100442867B1 (en) * | 2001-12-07 | 2004-08-02 | 삼성전자주식회사 | Method for forming dual damascene structure in semiconductor device |
US6740579B2 (en) * | 2002-06-18 | 2004-05-25 | Intel Corporation | Method of making a semiconductor device that includes a dual damascene interconnect |
US6830971B2 (en) | 2002-11-02 | 2004-12-14 | Chartered Semiconductor Manufacturing Ltd | High K artificial lattices for capacitor applications to use in CU or AL BEOL |
KR100941629B1 (en) * | 2002-12-26 | 2010-02-11 | 주식회사 하이닉스반도체 | Method for fabricating semiconductor device using dual damascene process |
KR100917812B1 (en) * | 2002-12-30 | 2009-09-18 | 동부일렉트로닉스 주식회사 | method for manufacturing a semiconductor device having a dual damascene |
KR100641553B1 (en) * | 2004-12-23 | 2006-11-01 | 동부일렉트로닉스 주식회사 | Method for forming pattern of a layer in semiconductor device |
JP4476171B2 (en) * | 2005-05-30 | 2010-06-09 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
CN100552916C (en) * | 2005-12-07 | 2009-10-21 | 佳能株式会社 | Use dual-damascene technics to make semiconductor device and the method that contains the goods of intercommunicating pore |
US8298931B2 (en) * | 2007-09-28 | 2012-10-30 | Sandisk 3D Llc | Dual damascene with amorphous carbon for 3D deep via/trench application |
US9245792B2 (en) * | 2008-07-25 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming interconnect structures |
US7891091B2 (en) * | 2008-11-25 | 2011-02-22 | Yonggang Li | Method of enabling selective area plating on a substrate |
US9230854B2 (en) | 2013-04-08 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US10475701B2 (en) * | 2017-12-13 | 2019-11-12 | International Business Machines Corporation | Mixed wire structure and method of making the same |
CN108493155B (en) * | 2018-05-31 | 2020-12-08 | 京东方科技集团股份有限公司 | Connection structure and manufacturing method thereof, array substrate and manufacturing method thereof |
CN110137186B (en) * | 2019-05-30 | 2021-12-28 | 京东方科技集团股份有限公司 | Flexible display substrate and manufacturing method thereof |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5741626A (en) * | 1996-04-15 | 1998-04-21 | Motorola, Inc. | Method for forming a dielectric tantalum nitride layer as an anti-reflective coating (ARC) |
US6100184A (en) * | 1997-08-20 | 2000-08-08 | Sematech, Inc. | Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer |
US5935762A (en) * | 1997-10-14 | 1999-08-10 | Industrial Technology Research Institute | Two-layered TSI process for dual damascene patterning |
US6042999A (en) * | 1998-05-07 | 2000-03-28 | Taiwan Semiconductor Manufacturing Company | Robust dual damascene process |
US6025259A (en) * | 1998-07-02 | 2000-02-15 | Advanced Micro Devices, Inc. | Dual damascene process using high selectivity boundary layers |
KR100265771B1 (en) * | 1998-07-09 | 2000-10-02 | 윤종용 | Method for metallization by dual damascene process using photosensitive polymer |
US5985753A (en) * | 1998-08-19 | 1999-11-16 | Advanced Micro Devices, Inc. | Method to manufacture dual damascene using a phantom implant mask |
US6103616A (en) * | 1998-08-19 | 2000-08-15 | Advanced Micro Devices, Inc. | Method to manufacture dual damascene structures by utilizing short resist spacers |
US6110648A (en) * | 1998-09-17 | 2000-08-29 | Taiwan Semiconductor Manufacturing Company | Method of enclosing copper conductor in a dual damascene process |
US6207576B1 (en) * | 1999-01-05 | 2001-03-27 | Advanced Micro Devices, Inc. | Self-aligned dual damascene arrangement for metal interconnection with low k dielectric constant materials and oxide etch stop layer |
US6207577B1 (en) * | 1999-01-27 | 2001-03-27 | Advanced Micro Devices, Inc. | Self-aligned dual damascene arrangement for metal interconnection with oxide dielectric layer and low k dielectric constant layer |
JP2000232106A (en) * | 1999-02-10 | 2000-08-22 | Tokyo Electron Ltd | Semiconductor device and manufacture of semiconductor device |
-
1998
- 1998-07-09 KR KR1019980027664A patent/KR100265771B1/en not_active IP Right Cessation
- 1998-11-20 JP JP33093598A patent/JP3721275B2/en not_active Expired - Fee Related
-
1999
- 1999-07-09 US US09/350,806 patent/US6218079B1/en not_active Expired - Lifetime
-
2001
- 2001-01-19 US US09/765,529 patent/US6294315B2/en not_active Expired - Lifetime
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6468898B1 (en) * | 1999-09-29 | 2002-10-22 | Nec Corporation | Method of manufacturing semiconductor device |
US20090093114A1 (en) * | 2007-10-09 | 2009-04-09 | Sean David Burns | Method of forming a dual-damascene structure using an underlayer |
US20110095427A1 (en) * | 2008-05-13 | 2011-04-28 | Micron Technology, Inc. | Low-resistance interconnects and methods of making same |
US9202786B2 (en) * | 2008-05-13 | 2015-12-01 | Micron Technology, Inc. | Low-resistance interconnects and methods of making same |
CN103295955A (en) * | 2012-03-02 | 2013-09-11 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing semiconductor structure |
CN105742227A (en) * | 2014-12-08 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | Method for improving profiles of through hole and trench in dielectric layer |
US20190124778A1 (en) * | 2017-10-25 | 2019-04-25 | Unimicron Technology Corp. | Circuit board and method for manufacturing the same |
US10433426B2 (en) | 2017-10-25 | 2019-10-01 | Unimicron Technology Corp. | Circuit board and method for manufacturing the same |
US10477701B2 (en) * | 2017-10-25 | 2019-11-12 | Unimicron Technology Corp. | Circuit board and method for manufacturing the same |
US10729014B2 (en) | 2017-10-25 | 2020-07-28 | Unimicron Technology Corp. | Method for manufacturing circuit board |
US10813231B2 (en) | 2017-10-25 | 2020-10-20 | Unimicron Technology Corp. | Method for manufacturing circuit board |
US11158520B2 (en) * | 2019-03-11 | 2021-10-26 | Hrl Laboratories, Llc | Method to protect die during metal-embedded chip assembly (MECA) process |
Also Published As
Publication number | Publication date |
---|---|
US6294315B2 (en) | 2001-09-25 |
KR20000008021A (en) | 2000-02-07 |
JP3721275B2 (en) | 2005-11-30 |
US6218079B1 (en) | 2001-04-17 |
JP2000040741A (en) | 2000-02-08 |
KR100265771B1 (en) | 2000-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6294315B2 (en) | Method of forming a metal wiring by a dual damascene process using a photosensitive polymer | |
US6037255A (en) | Method for making integrated circuit having polymer interlayer dielectric | |
EP0890984B1 (en) | Method of making a dual damascene structure | |
US5801094A (en) | Dual damascene process | |
US6268283B1 (en) | Method for forming dual damascene structure | |
US6162583A (en) | Method for making intermetal dielectrics (IMD) on semiconductor integrated circuits using low dielectric constant spin-on polymers | |
US6143641A (en) | Structure and method for controlling copper diffusion and for utilizing low K materials for copper interconnects in integrated circuit structures | |
US5652182A (en) | Disposable posts for self-aligned non-enclosed contacts | |
US20020155693A1 (en) | Method to form self-aligned anti-via interconnects | |
US7074716B2 (en) | Method of manufacturing a semiconductor device | |
US6589881B2 (en) | Method of forming dual damascene structure | |
US6265307B1 (en) | Fabrication method for a dual damascene structure | |
US6348734B1 (en) | Self-aligned copper interconnect architecture with enhanced copper diffusion barrier | |
US6774037B2 (en) | Method integrating polymeric interlayer dielectric in integrated circuits | |
US6821896B1 (en) | Method to eliminate via poison effect | |
US6638849B2 (en) | Method for manufacturing semiconductor devices having copper interconnect and low-K dielectric layer | |
US6383919B1 (en) | Method of making a dual damascene structure without middle stop layer | |
US6277705B1 (en) | Method for fabricating an air-gap with a hard mask | |
US6054389A (en) | Method of forming metal conducting pillars | |
US6350695B1 (en) | Pillar process for copper interconnect scheme | |
JP3525788B2 (en) | Method for manufacturing semiconductor device | |
US20030211727A1 (en) | Dual damascene process | |
US6107204A (en) | Method to manufacture multiple damascene by utilizing etch selectivity | |
US6429116B1 (en) | Method of fabricating a slot dual damascene structure without middle stop layer | |
US6096653A (en) | Method for fabricating conducting lines with a high topography height |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |