US20010010962A1 - Method of fabricating field effect transistor - Google Patents
Method of fabricating field effect transistor Download PDFInfo
- Publication number
- US20010010962A1 US20010010962A1 US09/822,438 US82243801A US2001010962A1 US 20010010962 A1 US20010010962 A1 US 20010010962A1 US 82243801 A US82243801 A US 82243801A US 2001010962 A1 US2001010962 A1 US 2001010962A1
- Authority
- US
- United States
- Prior art keywords
- layer
- spacer
- forming
- epitaxial silicon
- silicon layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 16
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 9
- 125000006850 spacer group Chemical group 0.000 claims abstract description 52
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 47
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 46
- 239000010703 silicon Substances 0.000 claims abstract description 46
- 239000002184 metal Substances 0.000 claims abstract description 43
- 239000000758 substrate Substances 0.000 claims abstract description 35
- 238000000034 method Methods 0.000 claims abstract description 34
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 29
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 29
- 238000005468 ion implantation Methods 0.000 claims description 10
- 150000002500 ions Chemical class 0.000 claims description 7
- 238000005229 chemical vapour deposition Methods 0.000 claims description 6
- 150000004767 nitrides Chemical class 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 2
- 230000001131 transforming effect Effects 0.000 claims 5
- 238000002513 implantation Methods 0.000 claims 2
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
Definitions
- the present invention relates to a method of fabricating a field effect transistor. More particularly, the present invention relates to a method of fabricating a field effect transistor with a shallow junction.
- the field effect transistor is one of the most important electrical devices in the integrated circuit. As the size of the semiconductor device is reduced, many improvements have also been made in the steps for fabricating the transistor.
- the process of fabricating a transistor is to form, after a gate is formed on a substrate, a lightly doped drain (LDD) in a substrate of a gate.
- LDD lightly doped drain
- Spacers are formed adjacent to both sides of the gate, while an ion implantation step is preformed with the spacers serving as the mask to form a source/drain (S/D) region in the substrate.
- a plug is formed for conduction so that the gate, source, and drain of the transistor are connected to the circuits.
- the material of the plug is typically a metal conductor, and conduction between the source/drain region and the plug is not as perfect as expected.
- a metal silicide is usually formed on the surface of the S/D region.
- the metal silicide is typically formed by a self-aligned silicide (salicide) process.
- a metal layer is formed to cover the gate and the S/D region after the S/D region is formed.
- a high temperature thermal process is then performed to produce a reaction between the metal layer and the silicon in the S/D region. As a result, a metal silicide is formed to reduce sheet resistance in the S/D region.
- the metal layer reacts with the silicon in the S/D region during metal silicide formation. A part of the structure in the S/D region is then damaged, causing problems of a direct contact between the metal silicide and the substrate and thus a failure of the device.
- the present invention provides a method of fabricating a field effect transistor.
- a thicker metal silicide is formed as a contact in the S/D region to reduce a sheet resistance of the S/D region, while ensuring the integrity of the S/D region so as to improve the performance of the field effect transistor.
- the invention provides a method of fabricating a field effect transistor.
- a substrate with a gate is provided in the invention, wherein the gate includes a dielectric layer and an electrode.
- a liner oxide and a first spacer are formed adjacent to sidewalls of the gate.
- An epitaxial silicon layer is then formed on the first spacer on the substrate.
- an ion implantation step is performed to form a shallow S/D extension junction in the substrate below the epitaxial silicon layer.
- An oxide layer and a second spacer are formed adjacent to the first spacer.
- a further ion implantation step is performed to form the S/D region in the substrate.
- a self-aligned silicide process is performed to transform the epitaxial silicon layer at both sides of the second spacer into the metal silicide, thus completing the process of the field effect transistor.
- the invention includes a feature to form an epitaxial silicon layer at both sides of the first spacer on the substrate before forming the shallow S/D) extension junction.
- This epitaxial silicon layer provides enough silicon atoms consumed for forming the metal silicide in the subsequent step.
- the shallow S/D extension junction and the S/D region are not damaged by the nitridation reaction and a thinner shallow S/D extension junction is formed.
- the shallow S/D extension junction is not formed when the epitaxial silicon layer is formed, the high temperature during the epitaxial silicon layer formation does not cause a diffusion of the doped ions in the shallow S/D extension junction.
- this epitaxial silicide layer also allows the formation of a thicker metal silicide on the S/D region.
- the thicker metal silicide can reduce the sheet resistance of the S/D region, so as to improve the effectiveness of the field effect transistor and its operating speed.
- FIGS. 1A to 1 E are cross-sectional diagrams showing the process flow of fabricating a field effect transistor according to the preferred embodiment.
- a dielectric layer 202 is formed on a substrate 200 .
- An electrode 204 is formed on the dielectric layer 202 , wherein the dielectric layer 202 and the electrode 204 constitute a gate 206 .
- a liner oxide layer 208 and a first spacer 210 are formed to be adjacent to the sidewall of the electrode 204 .
- the liner oxide layer 208 and the first spacer 210 are formed, in this case, by forming a liner oxide layer 208 conformal to the gate 206 on the substrate 200 .
- a nitride layer is then formed on the liner oxide layer 208 and an anisotropic etching is performed, leaving the liner oxide layer 208 and the first spacer 210 that are adjacent to sides of the gate 206 .
- the thickness of the liner oxide layer 208 is preferably about 50-200 ⁇ , while the thickness of the first spacer 210 is preferably about 50-400 ⁇ .
- the function of the first spacer 210 is to elongate the channel in the transistor. This is because a shallow S/D extension junction 214 (shown in FIG. 1B) formed by the ion implantation in the subsequent step is affected by the first spacer 210 and is isolated from the gate 206 by a further distance. This prevents the problem of stacking the gate 206 and a S/D region 220 (shown in FIG. 1D) into the capacitor.
- the function of the liner oxide layer 208 is to reduce stress between the first spacer 210 and the gate 206 .
- an epitaxial silicon layer 212 is formed at both sides of the first spacer 210 on the substrate 200 and on top of the electrode 204 .
- the epitaxial silicon layer is formed in this case by chemical vapor deposition (CVD), while the material of the epitaxial silicon layer includes SiGe.
- a shallow S/D extension junction is then formed at both sides of the first spacer 210 in the substrate 200 below the epitaxial silicon layer 212 .
- the shallow S/D extension junction in this case is formed by implanting the substrate 200 with ions whose conductivity is different from that of the substrate 200 .
- an oxide layer 216 and a second spacer 218 are formed adjacent to the sides of the first spacer 210 .
- the oxide layer 216 and the second spacer 218 are formed by forming a oxide layer 216 to cover the surface of the epitaxial silicon layer 212 and the first spacer 210 .
- a nitride layer is then formed to cover the oxide layer 216 , while an anisotropic etching is performed to remove a part of the oxide layer 216 and a nitride layer, leaving the oxide layer 216 and the second spacer 218 at the sides of the first spacer 210 .
- the thickness of the oxide layer 216 is preferably about 50-300 ⁇ , while the thickness of the second spacer 218 is about 200-1500 ⁇ .
- a further ion implantation is performed to form a S/D region at both sides of the second spacer 218 in the substrate below the epitaxial silicon layer 212 , with the gate 206 and the second spacer 218 serving as the mask.
- a self-aligned silicide process is performed to transform the epitaxial silicon layer at both sides of the second spacer 218 into a metal silicide layer 222 , completing the process of the field effect transistor.
- the metal silicide layer 222 is formed by forming a metal layer (not shown) to cover the surface of the second spacer 218 and the epitaxial silicon layer 212 .
- a high temperature thermal process is performed to produce a nitridation reaction between the metal layer and the epitaxial silicon layer 212 This transforms the epitaxial silicon layer 212 into the metal silicide layer 222 .
- the metal layer that remains is then removed.
- the advantage of the invention is that it forms the epitaxial layer at both sides of the first spacer before the shallow S/D extension junction is formed by ion implantation. Since the epitaxial layer formation is performed in a high temperature environment, the problem of doped ion diffusion in the shallow S/D extension junction by high temperature is prevented when the epitaxial silicon layer is formed first. Therefore, this maintains the shape and the structure of the shallow S/D extension junction. Since the metal silicide is produced by reacting the metal layer with the epitaxial silicon layer on the surface of the S/D region, the structure of silicon in the shallow S/D extension junction is not damaged by the metal layer. As a result, a thinner shallow S/D extension junction of good quality is formed.
- a thicker metal silicide layer can be formed on the surface of the S/D region.
- a thicker metal silicide layer may help to reduce the sheet resistance of the S/D region.
- the field effect transistor with a better shallow S/D extension junction and a S/D region with lower sheet resistivity can therefore be manufactured according to the present invention.
Abstract
A method of fabricating a field effect transistor, wherein a substrate with a gate is provided. A liner oxide layer and a first spacer are formed adjacent to the sides of the gate. An epitaxial silicon layer is formed at both sides of the gate in the substrate, while a shallow source/drain (S/D) extension junction is formed in the substrate below the epitaxial silicon layer. An oxide layer and a second spacer are formed to be closely connected to the first spacer and form the S/D region below the epitaxial silicon layer. A part of the epitaxial silicon layer is then transformed into a metal silicide layer, so as to complete the process of the field effect transistor.
Description
- 1. Field of Invention
- The present invention relates to a method of fabricating a field effect transistor. More particularly, the present invention relates to a method of fabricating a field effect transistor with a shallow junction.
- 2. Description of Related Art
- The field effect transistor is one of the most important electrical devices in the integrated circuit. As the size of the semiconductor device is reduced, many improvements have also been made in the steps for fabricating the transistor.
- Conventionally, the process of fabricating a transistor is to form, after a gate is formed on a substrate, a lightly doped drain (LDD) in a substrate of a gate. Spacers are formed adjacent to both sides of the gate, while an ion implantation step is preformed with the spacers serving as the mask to form a source/drain (S/D) region in the substrate. A plug is formed for conduction so that the gate, source, and drain of the transistor are connected to the circuits. As the material of the plug is typically a metal conductor, and conduction between the source/drain region and the plug is not as perfect as expected. To improve the conduction between the plug and the S/D region, a metal silicide is usually formed on the surface of the S/D region.
- The metal silicide is typically formed by a self-aligned silicide (salicide) process. A metal layer is formed to cover the gate and the S/D region after the S/D region is formed. A high temperature thermal process is then performed to produce a reaction between the metal layer and the silicon in the S/D region. As a result, a metal silicide is formed to reduce sheet resistance in the S/D region.
- However, there are some problems associated with this method for forming the metal silicide. For example, the metal layer reacts with the silicon in the S/D region during metal silicide formation. A part of the structure in the S/D region is then damaged, causing problems of a direct contact between the metal silicide and the substrate and thus a failure of the device.
- The present invention provides a method of fabricating a field effect transistor. A thicker metal silicide is formed as a contact in the S/D region to reduce a sheet resistance of the S/D region, while ensuring the integrity of the S/D region so as to improve the performance of the field effect transistor.
- The invention provides a method of fabricating a field effect transistor. A substrate with a gate is provided in the invention, wherein the gate includes a dielectric layer and an electrode. A liner oxide and a first spacer are formed adjacent to sidewalls of the gate. An epitaxial silicon layer is then formed on the first spacer on the substrate. With the gate and the first spacer serving as the mask, an ion implantation step is performed to form a shallow S/D extension junction in the substrate below the epitaxial silicon layer. An oxide layer and a second spacer are formed adjacent to the first spacer. With the gate, the first spacer, and the second spacer serving as the mask, a further ion implantation step is performed to form the S/D region in the substrate. A self-aligned silicide process is performed to transform the epitaxial silicon layer at both sides of the second spacer into the metal silicide, thus completing the process of the field effect transistor.
- The invention includes a feature to form an epitaxial silicon layer at both sides of the first spacer on the substrate before forming the shallow S/D) extension junction. This epitaxial silicon layer provides enough silicon atoms consumed for forming the metal silicide in the subsequent step. As a result, the shallow S/D extension junction and the S/D region are not damaged by the nitridation reaction and a thinner shallow S/D extension junction is formed. Furthermore, since the shallow S/D extension junction is not formed when the epitaxial silicon layer is formed, the high temperature during the epitaxial silicon layer formation does not cause a diffusion of the doped ions in the shallow S/D extension junction.
- In addition, this epitaxial silicide layer also allows the formation of a thicker metal silicide on the S/D region. The thicker metal silicide can reduce the sheet resistance of the S/D region, so as to improve the effectiveness of the field effect transistor and its operating speed.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
- FIGS. 1A to1E are cross-sectional diagrams showing the process flow of fabricating a field effect transistor according to the preferred embodiment.
- Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- Referring to FIG. 1A, a
dielectric layer 202 is formed on asubstrate 200. Anelectrode 204 is formed on thedielectric layer 202, wherein thedielectric layer 202 and theelectrode 204 constitute agate 206. A liner oxide layer 208 and afirst spacer 210 are formed to be adjacent to the sidewall of theelectrode 204. The liner oxide layer 208 and thefirst spacer 210 are formed, in this case, by forming a liner oxide layer 208 conformal to thegate 206 on thesubstrate 200. A nitride layer is then formed on the liner oxide layer 208 and an anisotropic etching is performed, leaving the liner oxide layer 208 and thefirst spacer 210 that are adjacent to sides of thegate 206. The thickness of the liner oxide layer 208 is preferably about 50-200 Å, while the thickness of thefirst spacer 210 is preferably about 50-400 Å. - The function of the
first spacer 210 is to elongate the channel in the transistor. This is because a shallow S/D extension junction 214 (shown in FIG. 1B) formed by the ion implantation in the subsequent step is affected by thefirst spacer 210 and is isolated from thegate 206 by a further distance. This prevents the problem of stacking thegate 206 and a S/D region 220 (shown in FIG. 1D) into the capacitor. However, the function of the liner oxide layer 208 is to reduce stress between thefirst spacer 210 and thegate 206. - Referring to FIG. 1, an
epitaxial silicon layer 212 is formed at both sides of thefirst spacer 210 on thesubstrate 200 and on top of theelectrode 204. The epitaxial silicon layer is formed in this case by chemical vapor deposition (CVD), while the material of the epitaxial silicon layer includes SiGe. A shallow S/D extension junction is then formed at both sides of thefirst spacer 210 in thesubstrate 200 below theepitaxial silicon layer 212. With thegate 206, the liner oxide layer 208, and the first spacer serving as the mask, the shallow S/D extension junction in this case is formed by implanting thesubstrate 200 with ions whose conductivity is different from that of thesubstrate 200. - Referring to FIG. 1C, an
oxide layer 216 and asecond spacer 218 are formed adjacent to the sides of thefirst spacer 210. Theoxide layer 216 and thesecond spacer 218 are formed by forming aoxide layer 216 to cover the surface of theepitaxial silicon layer 212 and thefirst spacer 210. A nitride layer is then formed to cover theoxide layer 216, while an anisotropic etching is performed to remove a part of theoxide layer 216 and a nitride layer, leaving theoxide layer 216 and thesecond spacer 218 at the sides of thefirst spacer 210. The thickness of theoxide layer 216 is preferably about 50-300 Å, while the thickness of thesecond spacer 218 is about 200-1500 Å. - Referring to FIG. 1D, a further ion implantation is performed to form a S/D region at both sides of the
second spacer 218 in the substrate below theepitaxial silicon layer 212, with thegate 206 and thesecond spacer 218 serving as the mask. - Referring to FIG. 1E, a self-aligned silicide process is performed to transform the epitaxial silicon layer at both sides of the
second spacer 218 into ametal silicide layer 222, completing the process of the field effect transistor. In the invention, themetal silicide layer 222 is formed by forming a metal layer (not shown) to cover the surface of thesecond spacer 218 and theepitaxial silicon layer 212. A high temperature thermal process is performed to produce a nitridation reaction between the metal layer and theepitaxial silicon layer 212 This transforms theepitaxial silicon layer 212 into themetal silicide layer 222. The metal layer that remains is then removed. - Summarizing from the above, the advantage of the invention is that it forms the epitaxial layer at both sides of the first spacer before the shallow S/D extension junction is formed by ion implantation. Since the epitaxial layer formation is performed in a high temperature environment, the problem of doped ion diffusion in the shallow S/D extension junction by high temperature is prevented when the epitaxial silicon layer is formed first. Therefore, this maintains the shape and the structure of the shallow S/D extension junction. Since the metal silicide is produced by reacting the metal layer with the epitaxial silicon layer on the surface of the S/D region, the structure of silicon in the shallow S/D extension junction is not damaged by the metal layer. As a result, a thinner shallow S/D extension junction of good quality is formed.
- As the metal silicide layer is formed by the epitaxial silicon layer and the metal layer, a thicker metal silicide layer can be formed on the surface of the S/D region. A thicker metal silicide layer may help to reduce the sheet resistance of the S/D region. The field effect transistor with a better shallow S/D extension junction and a S/D region with lower sheet resistivity can therefore be manufactured according to the present invention.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (17)
1. A method of fabricating a field effect transistor, comprising steps of:
providing a substrate comprising a gate thereon, wherein the gate includes a dielectric layer on the substrate and an electrode on the dielectric layer;
forming a liner oxide layer adjacent to and covering a sidewall of the gate;
forming a first spacer adjacent to the liner oxide layer;
forming an epitaxial silicon layer aside of the first spacer on the substrate;
forming a shallow source/drain (S/D) extension junction in the substrate below the epitaxial silicon layer;
forming a second spacer covering the first spacer;
forming a S/D region aside of the second spacer in the substrate below the epitaxial silicon layer; and
transforming a part of the epitaxial silicon layer into a metal silicide layer.
2. The fabricating method of , wherein the method of forming the epitaxial silicon layer includes chemical vapor deposition (CVD).
claim 1
3. The fabricating method of , wherein the epitaxial silicon layer includes SiGe.
claim 1
4. The fabricating method of , wherein the method of forming the shallow S/D extension junction includes implantation of ions whose conductivity is different from that of the substrate.
claim 1
5. The fabricating method of , wherein the first spacer includes a nitride layer.
claim 1
6. The fabricating method of , wherein the thickness of the liner oxide layer is about 50-200 Å.
claim 1
7. The fabricating method of , wherein the thickness of the first spacer is about 50-200 Å.
claim 1
8. The fabricating method of , wherein the method of forming the liner oxide layer and the first spacer includes anisotropic etching.
claim 1
9. The fabricating method of , wherein the thickness of the oxide layer is about 50-300 Å.
claim 1
10. The fabricating method of , wherein the thickness of the second spacer is about 200-1500 Å.
claim 1
11. The fabricating method of , wherein the method of transforming the epitaxial silicon layer into the metal silicide layer includes:
claim 1
forming a metal layer to cover the epitaxial silicon layer;
performing a high temperature thermal process to produce a nitridation reaction between the metal layer and the epitaxial silicon layer; and
removing the remaining metal layer.
12. A method of fabricating a metal silicide, comprising steps of:
providing a substrate;
forming an epitaxial silicon layer on the substrate;
forming a shallow S/D extension junction in the substrate below the epitaxial silicon layer;
forming a S/D region in the substrate below the epitaxial silicon layer; and
transforming a part of the epitaxial silicon layer into a metal silicide layer.
13. The fabricating method of , wherein the method of forming the epitaxial silicon layer includes chemical vapor deposition (CVD).
claim 12
14. The fabricating method of , wherein the method of forming the shallow S/D extension junction includes implantation of ions whose conductivity is different from that of the substrate.
claim 12
15. The fabricating method of , wherein the method of transforming the epitaxial silicon layer into the metal silicide layer includes:
claim 12
forming a metal layer to cover the epitaxial silicon layer;
performing a high temperature thermal process to produce a nitridation reaction between the metal layer and the epitaxial silicon layer; and
removing the remaining metal layer.
16. A method of fabricating a field effect transistor, comprising steps of:
providing a substrate comprising a gate thereon;
forming a liner oxide layer on a sidewall of the gate;
forming a first spacer on the liner oxide layer;
forming an epitaxial silicon layer on the substrate aside of the first spacer;
performing a first ion implantation on the substrate with the gate and the first spacer as a mask;
forming a second spacer covering the first spacer;
performing a second ion implantation on the substrate with the first spacer, the second spacer and the gate as a mask;
forming a metal layer over the substrate; and
transforming the metal layer and at least a part of the epitaxial silicon layer into a metal silicide layer.
17. The fabricating method of , wherein the first ion implantation step is performed with an ion concentration lighter than an ion concentration of the second ion implantation step.
claim 16
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/822,438 US20010010962A1 (en) | 1999-04-28 | 2001-03-30 | Method of fabricating field effect transistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/301,211 US6228730B1 (en) | 1999-04-28 | 1999-04-28 | Method of fabricating field effect transistor |
US09/822,438 US20010010962A1 (en) | 1999-04-28 | 2001-03-30 | Method of fabricating field effect transistor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/301,211 Continuation US6228730B1 (en) | 1999-04-28 | 1999-04-28 | Method of fabricating field effect transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010010962A1 true US20010010962A1 (en) | 2001-08-02 |
Family
ID=23162427
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/301,211 Expired - Lifetime US6228730B1 (en) | 1999-04-28 | 1999-04-28 | Method of fabricating field effect transistor |
US09/822,438 Abandoned US20010010962A1 (en) | 1999-04-28 | 2001-03-30 | Method of fabricating field effect transistor |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/301,211 Expired - Lifetime US6228730B1 (en) | 1999-04-28 | 1999-04-28 | Method of fabricating field effect transistor |
Country Status (1)
Country | Link |
---|---|
US (2) | US6228730B1 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6410392B1 (en) * | 2001-01-29 | 2002-06-25 | Mitsubishi Denki Kabushiki Kaisha | Method of producing MOS transistor |
US6777281B1 (en) | 2002-08-08 | 2004-08-17 | Advanced Micro Devices, Inc. | Maintaining LDD series resistance of MOS transistors by retarding dopant segregation |
US20050124126A1 (en) * | 2003-12-03 | 2005-06-09 | Bing-Chang Wu | Method for fabricating silicide |
US20060046440A1 (en) * | 2004-09-01 | 2006-03-02 | Nirmal Ramaswamy | Methods of forming layers comprising epitaxial silicon |
US20060046442A1 (en) * | 2004-09-01 | 2006-03-02 | Nirmal Ramaswamy | Method of forming epitaxial silicon-comprising material and a method of forming a vertical transistor |
US20060046459A1 (en) * | 2004-09-01 | 2006-03-02 | Nirmal Ramaswamy | Method of forming a layer comprising epitaxial silicon and a field effect transistor |
US20060051941A1 (en) * | 2004-09-01 | 2006-03-09 | Micron Technology, Inc. | Methods of forming a layer comprising epitaxial silicon, and methods of forming field effect transistors |
US20060281270A1 (en) * | 2005-06-08 | 2006-12-14 | Advanced Micro Devices, Inc. | Raised source and drain process with disposable spacers |
US20080157232A1 (en) * | 2006-12-27 | 2008-07-03 | Jung-Ho Ahn | Semiconductor device and method of fabricating the same, and nand gate circuit using the semiconductor device |
US20100022061A1 (en) * | 2008-07-24 | 2010-01-28 | Ming-Yuan Wu | Spacer Shape Engineering for Void-Free Gap-Filling Process |
US7955964B2 (en) | 2008-05-14 | 2011-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dishing-free gap-filling with multiple CMPs |
WO2022166147A1 (en) * | 2021-02-07 | 2022-08-11 | 长鑫存储技术有限公司 | Method for forming ultra-shallow junction |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000011607A1 (en) * | 1998-08-20 | 2000-03-02 | Apple Computer, Inc. | Deferred shading graphics pipeline processor |
US6771264B1 (en) * | 1998-08-20 | 2004-08-03 | Apple Computer, Inc. | Method and apparatus for performing tangent space lighting and bump mapping in a deferred shading graphics processor |
TW439299B (en) * | 2000-01-11 | 2001-06-07 | United Microelectronics Corp | Manufacturing method of metal oxide semiconductor having selective silicon epitaxial growth |
US6420250B1 (en) * | 2000-03-03 | 2002-07-16 | Micron Technology, Inc. | Methods of forming portions of transistor structures, methods of forming array peripheral circuitry, and structures comprising transistor gates |
US6475911B1 (en) * | 2000-08-16 | 2002-11-05 | Micron Technology, Inc. | Method of forming noble metal pattern |
US6521529B1 (en) * | 2000-10-05 | 2003-02-18 | Advanced Micro Devices, Inc. | HDP treatment for reduced nickel silicide bridging |
US6492235B2 (en) * | 2001-01-26 | 2002-12-10 | Macronix International Co., Ltd. | Method for forming extension by using double etch spacer |
US6614079B2 (en) * | 2001-07-19 | 2003-09-02 | International Business Machines Corporation | All-in-one disposable/permanent spacer elevated source/drain, self-aligned silicide CMOS |
US6873051B1 (en) | 2002-05-31 | 2005-03-29 | Advanced Micro Devices, Inc. | Nickel silicide with reduced interface roughness |
CN1314092C (en) * | 2003-01-02 | 2007-05-02 | 联华电子股份有限公司 | Method for making semiconductor element |
JP2005277172A (en) * | 2004-03-25 | 2005-10-06 | Toshiba Corp | Semiconductor device, and its manufacturing method |
US7402207B1 (en) | 2004-05-05 | 2008-07-22 | Advanced Micro Devices, Inc. | Method and apparatus for controlling the thickness of a selective epitaxial growth layer |
US7402485B1 (en) | 2004-10-20 | 2008-07-22 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device |
US7456062B1 (en) * | 2004-10-20 | 2008-11-25 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device |
US7241700B1 (en) | 2004-10-20 | 2007-07-10 | Advanced Micro Devices, Inc. | Methods for post offset spacer clean for improved selective epitaxy silicon growth |
US7242169B2 (en) * | 2005-03-01 | 2007-07-10 | Apple Inc. | Method and apparatus for voltage compensation for parasitic impedance |
US20060252191A1 (en) * | 2005-05-03 | 2006-11-09 | Advanced Micro Devices, Inc. | Methodology for deposition of doped SEG for raised source/drain regions |
US7553732B1 (en) | 2005-06-13 | 2009-06-30 | Advanced Micro Devices, Inc. | Integration scheme for constrained SEG growth on poly during raised S/D processing |
US20060281271A1 (en) * | 2005-06-13 | 2006-12-14 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device having an epitaxial layer and device thereof |
US9298311B2 (en) * | 2005-06-23 | 2016-03-29 | Apple Inc. | Trackpad sensitivity compensation |
KR100632465B1 (en) * | 2005-07-26 | 2006-10-09 | 삼성전자주식회사 | Semiconductor device and fabrication method thereof |
US7572705B1 (en) * | 2005-09-21 | 2009-08-11 | Advanced Micro Devices, Inc. | Semiconductor device and method of manufacturing a semiconductor device |
US7433191B2 (en) * | 2005-09-30 | 2008-10-07 | Apple Inc. | Thermal contact arrangement |
US7598711B2 (en) * | 2005-11-23 | 2009-10-06 | Apple Inc. | Power source switchover apparatus and method |
US20090050972A1 (en) * | 2007-08-20 | 2009-02-26 | Richard Lindsay | Strained Semiconductor Device and Method of Making Same |
US8043919B2 (en) * | 2007-11-12 | 2011-10-25 | United Microelectronics Corp. | Method of fabricating semiconductor device |
US7867835B2 (en) * | 2008-02-29 | 2011-01-11 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit system for suppressing short channel effects |
KR101815527B1 (en) * | 2010-10-07 | 2018-01-05 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
US8466502B2 (en) | 2011-03-24 | 2013-06-18 | United Microelectronics Corp. | Metal-gate CMOS device |
US8445363B2 (en) | 2011-04-21 | 2013-05-21 | United Microelectronics Corp. | Method of fabricating an epitaxial layer |
US8324059B2 (en) | 2011-04-25 | 2012-12-04 | United Microelectronics Corp. | Method of fabricating a semiconductor structure |
US8426284B2 (en) | 2011-05-11 | 2013-04-23 | United Microelectronics Corp. | Manufacturing method for semiconductor structure |
US8481391B2 (en) | 2011-05-18 | 2013-07-09 | United Microelectronics Corp. | Process for manufacturing stress-providing structure and semiconductor device with such stress-providing structure |
US8431460B2 (en) | 2011-05-27 | 2013-04-30 | United Microelectronics Corp. | Method for fabricating semiconductor device |
US8716750B2 (en) | 2011-07-25 | 2014-05-06 | United Microelectronics Corp. | Semiconductor device having epitaxial structures |
US8575043B2 (en) | 2011-07-26 | 2013-11-05 | United Microelectronics Corp. | Semiconductor device and manufacturing method thereof |
US8647941B2 (en) | 2011-08-17 | 2014-02-11 | United Microelectronics Corp. | Method of forming semiconductor device |
US8674433B2 (en) | 2011-08-24 | 2014-03-18 | United Microelectronics Corp. | Semiconductor process |
US8476169B2 (en) | 2011-10-17 | 2013-07-02 | United Microelectronics Corp. | Method of making strained silicon channel semiconductor structure |
US8691659B2 (en) | 2011-10-26 | 2014-04-08 | United Microelectronics Corp. | Method for forming void-free dielectric layer |
US8754448B2 (en) | 2011-11-01 | 2014-06-17 | United Microelectronics Corp. | Semiconductor device having epitaxial layer |
US8647953B2 (en) | 2011-11-17 | 2014-02-11 | United Microelectronics Corp. | Method for fabricating first and second epitaxial cap layers |
US8709930B2 (en) | 2011-11-25 | 2014-04-29 | United Microelectronics Corp. | Semiconductor process |
US9136348B2 (en) | 2012-03-12 | 2015-09-15 | United Microelectronics Corp. | Semiconductor structure and fabrication method thereof |
US9202914B2 (en) | 2012-03-14 | 2015-12-01 | United Microelectronics Corporation | Semiconductor device and method for fabricating the same |
US8664069B2 (en) | 2012-04-05 | 2014-03-04 | United Microelectronics Corp. | Semiconductor structure and process thereof |
US8866230B2 (en) | 2012-04-26 | 2014-10-21 | United Microelectronics Corp. | Semiconductor devices |
US8835243B2 (en) | 2012-05-04 | 2014-09-16 | United Microelectronics Corp. | Semiconductor process |
US8951876B2 (en) | 2012-06-20 | 2015-02-10 | United Microelectronics Corp. | Semiconductor device and manufacturing method thereof |
US8796695B2 (en) | 2012-06-22 | 2014-08-05 | United Microelectronics Corp. | Multi-gate field-effect transistor and process thereof |
US8710632B2 (en) | 2012-09-07 | 2014-04-29 | United Microelectronics Corp. | Compound semiconductor epitaxial structure and method for fabricating the same |
US9117925B2 (en) | 2013-01-31 | 2015-08-25 | United Microelectronics Corp. | Epitaxial process |
US8753902B1 (en) | 2013-03-13 | 2014-06-17 | United Microelectronics Corp. | Method of controlling etching process for forming epitaxial structure |
US9034705B2 (en) | 2013-03-26 | 2015-05-19 | United Microelectronics Corp. | Method of forming semiconductor device |
US9064893B2 (en) | 2013-05-13 | 2015-06-23 | United Microelectronics Corp. | Gradient dopant of strained substrate manufacturing method of semiconductor device |
US9076652B2 (en) | 2013-05-27 | 2015-07-07 | United Microelectronics Corp. | Semiconductor process for modifying shape of recess |
US8853060B1 (en) | 2013-05-27 | 2014-10-07 | United Microelectronics Corp. | Epitaxial process |
US8765546B1 (en) | 2013-06-24 | 2014-07-01 | United Microelectronics Corp. | Method for fabricating fin-shaped field-effect transistor |
US8895396B1 (en) | 2013-07-11 | 2014-11-25 | United Microelectronics Corp. | Epitaxial Process of forming stress inducing epitaxial layers in source and drain regions of PMOS and NMOS structures |
US8981487B2 (en) | 2013-07-31 | 2015-03-17 | United Microelectronics Corp. | Fin-shaped field-effect transistor (FinFET) |
JP7034834B2 (en) * | 2018-05-30 | 2022-03-14 | ルネサスエレクトロニクス株式会社 | Semiconductor devices and their manufacturing methods |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5153145A (en) * | 1989-10-17 | 1992-10-06 | At&T Bell Laboratories | Fet with gate spacer |
US5196360A (en) * | 1990-10-02 | 1993-03-23 | Micron Technologies, Inc. | Methods for inhibiting outgrowth of silicide in self-aligned silicide process |
US5200352A (en) * | 1991-11-25 | 1993-04-06 | Motorola Inc. | Transistor having a lightly doped region and method of formation |
US5241193A (en) * | 1992-05-19 | 1993-08-31 | Motorola, Inc. | Semiconductor device having a thin-film transistor and process |
-
1999
- 1999-04-28 US US09/301,211 patent/US6228730B1/en not_active Expired - Lifetime
-
2001
- 2001-03-30 US US09/822,438 patent/US20010010962A1/en not_active Abandoned
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6410392B1 (en) * | 2001-01-29 | 2002-06-25 | Mitsubishi Denki Kabushiki Kaisha | Method of producing MOS transistor |
US6777281B1 (en) | 2002-08-08 | 2004-08-17 | Advanced Micro Devices, Inc. | Maintaining LDD series resistance of MOS transistors by retarding dopant segregation |
US7056796B2 (en) * | 2003-12-03 | 2006-06-06 | United Microelectronics Corp. | Method for fabricating silicide by heating an epitaxial layer and a metal layer formed thereon |
US20050124126A1 (en) * | 2003-12-03 | 2005-06-09 | Bing-Chang Wu | Method for fabricating silicide |
US7768036B2 (en) | 2004-09-01 | 2010-08-03 | Micron Technology, Inc. | Integrated circuitry |
US20100258857A1 (en) * | 2004-09-01 | 2010-10-14 | Nirmal Ramaswamy | Method of Forming a Layer Comprising Epitaxial Silicon, and a Field Effect Transistor |
US20060051941A1 (en) * | 2004-09-01 | 2006-03-09 | Micron Technology, Inc. | Methods of forming a layer comprising epitaxial silicon, and methods of forming field effect transistors |
US20060046442A1 (en) * | 2004-09-01 | 2006-03-02 | Nirmal Ramaswamy | Method of forming epitaxial silicon-comprising material and a method of forming a vertical transistor |
US7132355B2 (en) | 2004-09-01 | 2006-11-07 | Micron Technology, Inc. | Method of forming a layer comprising epitaxial silicon and a field effect transistor |
US20060258131A1 (en) * | 2004-09-01 | 2006-11-16 | Nirmal Ramaswamy | Integrated circuitry |
US20060264010A1 (en) * | 2004-09-01 | 2006-11-23 | Nirmal Ramaswamy | Methods of forming layers comprising epitaxial silicon |
US7144779B2 (en) | 2004-09-01 | 2006-12-05 | Micron Technology, Inc. | Method of forming epitaxial silicon-comprising material |
US8673706B2 (en) | 2004-09-01 | 2014-03-18 | Micron Technology, Inc. | Methods of forming layers comprising epitaxial silicon |
US8035129B2 (en) | 2004-09-01 | 2011-10-11 | Micron Technology, Inc. | Integrated circuitry |
US20070166962A1 (en) * | 2004-09-01 | 2007-07-19 | Nirmal Ramaswamy | Methods of forming layers comprising epitaxial silicon |
US20070178646A1 (en) * | 2004-09-01 | 2007-08-02 | Nirmal Ramaswamy | Method of forming a layer comprising epitaxial silicon |
US7276416B2 (en) | 2004-09-01 | 2007-10-02 | Micron Technology, Inc. | Method of forming a vertical transistor |
US20060046459A1 (en) * | 2004-09-01 | 2006-03-02 | Nirmal Ramaswamy | Method of forming a layer comprising epitaxial silicon and a field effect transistor |
US7807535B2 (en) | 2004-09-01 | 2010-10-05 | Micron Technology, Inc. | Methods of forming layers comprising epitaxial silicon |
US7439136B2 (en) | 2004-09-01 | 2008-10-21 | Micron Technology, Inc. | Method of forming a layer comprising epitaxial silicon |
US7517758B2 (en) | 2004-09-01 | 2009-04-14 | Micron Technology, Inc. | Method of forming a vertical transistor |
US7528424B2 (en) | 2004-09-01 | 2009-05-05 | Micron Technology, Inc. | Integrated circuitry |
US7531395B2 (en) | 2004-09-01 | 2009-05-12 | Micron Technology, Inc. | Methods of forming a layer comprising epitaxial silicon, and methods of forming field effect transistors |
US20090179231A1 (en) * | 2004-09-01 | 2009-07-16 | Nirmal Ramaswamy | Integrated Circuitry |
US20060046440A1 (en) * | 2004-09-01 | 2006-03-02 | Nirmal Ramaswamy | Methods of forming layers comprising epitaxial silicon |
US7709326B2 (en) | 2004-09-01 | 2010-05-04 | Micron Technology, Inc. | Methods of forming layers comprising epitaxial silicon |
WO2006135489A1 (en) * | 2005-06-08 | 2006-12-21 | Advanced Micro Devices, Inc. | A raised source and drain process with disposable spacers |
GB2442372A (en) * | 2005-06-08 | 2008-04-02 | Advanced Micro Devices Inc | A raised source and drain process with disposable spacers |
US7745296B2 (en) | 2005-06-08 | 2010-06-29 | Globalfoundries Inc. | Raised source and drain process with disposable spacers |
US20060281270A1 (en) * | 2005-06-08 | 2006-12-14 | Advanced Micro Devices, Inc. | Raised source and drain process with disposable spacers |
US20080157232A1 (en) * | 2006-12-27 | 2008-07-03 | Jung-Ho Ahn | Semiconductor device and method of fabricating the same, and nand gate circuit using the semiconductor device |
US7955964B2 (en) | 2008-05-14 | 2011-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dishing-free gap-filling with multiple CMPs |
US20110227189A1 (en) * | 2008-05-14 | 2011-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dishing-Free Gap-Filling with Multiple CMPs |
US8552522B2 (en) | 2008-05-14 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dishing-free gap-filling with multiple CMPs |
US8932951B2 (en) | 2008-05-14 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dishing-free gap-filling with multiple CMPs |
US20100022061A1 (en) * | 2008-07-24 | 2010-01-28 | Ming-Yuan Wu | Spacer Shape Engineering for Void-Free Gap-Filling Process |
US8048752B2 (en) | 2008-07-24 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spacer shape engineering for void-free gap-filling process |
US8461654B2 (en) | 2008-07-24 | 2013-06-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spacer shape engineering for void-free gap-filling process |
WO2022166147A1 (en) * | 2021-02-07 | 2022-08-11 | 长鑫存储技术有限公司 | Method for forming ultra-shallow junction |
Also Published As
Publication number | Publication date |
---|---|
US6228730B1 (en) | 2001-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6228730B1 (en) | Method of fabricating field effect transistor | |
US5920783A (en) | Method of fabricating a self-aligned silicide MOSFET | |
US7098514B2 (en) | Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same | |
US5702972A (en) | Method of fabricating MOSFET devices | |
US6617654B2 (en) | Semiconductor device with sidewall spacers and elevated source/drain region | |
US6630721B1 (en) | Polysilicon sidewall with silicide formation to produce high performance MOSFETS | |
US20060079060A1 (en) | Semiconductor device having elevated source/drain and method of fabricating the same | |
US7462542B2 (en) | Method of fabricating semiconductor devices and method of adjusting lattice distance in device channel | |
US6271133B1 (en) | Optimized Co/Ti-salicide scheme for shallow junction deep sub-micron device fabrication | |
US6140192A (en) | Method for fabricating semiconductor device | |
US6165857A (en) | Method for forming a transistor with selective epitaxial growth film | |
US6153483A (en) | Method for manufacturing MOS device | |
US6774441B2 (en) | Semiconductor device having an MIS transistor | |
JPH11284179A (en) | Semiconductor device and manufacture thereof | |
US6667204B2 (en) | Semiconductor device and method of forming the same | |
US6258682B1 (en) | Method of making ultra shallow junction MOSFET | |
US6784098B1 (en) | Method for forming salicide process | |
US6136675A (en) | Method for forming gate terminal | |
US6153457A (en) | Method of fabricating self-align-contact | |
US20070087542A1 (en) | Method of forming a silicide | |
US6291301B1 (en) | Fabrication method of a gate junction conductive structure | |
US20020013016A1 (en) | Method for fabricating semiconductor device | |
KR100273320B1 (en) | Silicide Formation Method of Semiconductor Device_ | |
US6221725B1 (en) | Method of fabricating silicide layer on gate electrode | |
US7572719B2 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |