US20010011726A1 - Thin film semiconductor divice, display device using such thin film semiconductor device and manufacturing method thereof - Google Patents
Thin film semiconductor divice, display device using such thin film semiconductor device and manufacturing method thereof Download PDFInfo
- Publication number
- US20010011726A1 US20010011726A1 US09/772,986 US77298601A US2001011726A1 US 20010011726 A1 US20010011726 A1 US 20010011726A1 US 77298601 A US77298601 A US 77298601A US 2001011726 A1 US2001011726 A1 US 2001011726A1
- Authority
- US
- United States
- Prior art keywords
- thin film
- gate
- thickness
- gate electrodes
- semiconductor thin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 138
- 239000004065 semiconductor Substances 0.000 title claims abstract description 96
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 239000010408 film Substances 0.000 claims abstract description 65
- 239000000758 substrate Substances 0.000 claims abstract description 52
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 21
- 239000007769 metal material Substances 0.000 claims abstract description 9
- 238000000034 method Methods 0.000 claims description 48
- 239000011159 matrix material Substances 0.000 claims description 11
- 239000011521 glass Substances 0.000 abstract description 22
- 238000001953 recrystallisation Methods 0.000 abstract description 4
- 239000010410 layer Substances 0.000 description 42
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 23
- 239000013078 crystal Substances 0.000 description 18
- 239000000377 silicon dioxide Substances 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229910021417 amorphous silicon Inorganic materials 0.000 description 7
- 239000012535 impurity Substances 0.000 description 6
- 239000011229 interlayer Substances 0.000 description 6
- 239000004973 liquid crystal related substance Substances 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000011651 chromium Substances 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052804 chromium Inorganic materials 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052750 molybdenum Inorganic materials 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- 239000010453 quartz Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000011734 sodium Substances 0.000 description 3
- 239000007790 solid phase Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 239000013043 chemical agent Substances 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- DGAQECJNVWCQMB-PUAWFVPOSA-M Ilexoside XXIX Chemical compound C[C@@H]1CC[C@@]2(CC[C@@]3(C(=CC[C@H]4[C@]3(CC[C@@H]5[C@@]4(CC[C@@H](C5(C)C)OS(=O)(=O)[O-])C)C)[C@@H]2[C@]1(C)O)C)C(=O)O[C@H]6[C@@H]([C@H]([C@@H]([C@H](O6)CO)O)O)O.[Na+] DGAQECJNVWCQMB-PUAWFVPOSA-M 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- -1 for instance Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000001579 optical reflectometry Methods 0.000 description 1
- 239000012044 organic layer Substances 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910052708 sodium Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13454—Drivers integrated on the active matrix substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
Abstract
A thin film semiconductor device formed as integrated circuits on an insulating substrate with bottom gate type thin film transistors stacked with gate electrodes, a gate insulating film and a semiconductor thin film in the order from below upward. The gate electrodes comprise metallic materials with thickness less than 100 nm. The gate insulating film has a thickness thicker than the gate electrodes. The semiconductor thin film comprises polycrystalline silicon crystallized by a laser beam. By reducing thickness of metallic gate electrodes, thermal capacity becomes small and difference in thermal condition on the metallic gate electrodes and on the insulating substrate made of glass or the like becomes small. This invention relates to the task of uiforming and optimizing recrystallization by a laser anneal treatment provided for the semiconductor thin film which works as an active layer of the bottom gate type thin film transistors.
Description
- 1. Technical Field of the Invention
- The present invention relates to a thin film semiconductor device and a display device using thereof as a driving substrate, and manufacturing method of such display device. More specifically, the present invention relates to a structure and a manufacturing technology of the thin film semiconductor device having bottom gate type thin film transistors with polycrystalline silicon or the like as their active layers formed as integrated circuits on an insulating substrate.
- 2. Description of the Related Art
- For a display purpose, a thin film semiconductor device is suitably used for a driving substrate of an active matrix type liquid crystal display or the like, and its development is now vigorously pursued. Polycrystalline silicon or amorphous silicon is used for active layers of the thin film transistors. Particularly, the thin film transistors of the polycrystalline silicon can realize the active matrix type color liquid crystal display device in compact and with high definition, and attract much attention.
- According to the conventional semiconductor technology, the polycrystalline silicon is utilized only as materials of electrodes and resistors because the thin film transistors are formed as pixel switching devices on the insulating substrate comprising a transparent glass or the like, but this technology has made it possible for the polycrystalline silicon to be used as the active layer. This is the only one technology that can realize the thin film transistors for the high-performance switching devices capable of high-density designing to achieve an image quality required in the market. Concurrently, this technology has also made it possible to form the peripheral circuitry, which has hitherto used external installed ICs, on the same substrate of the pixel array section with the same process. Further the active matrix liquid crystal display having high-definition and integral-typed peripheral circuitry, which was unable to be achieved by using the amorphous silicon thin film transistors, may be realized.
- The polycrystalline silicon has larger carrier mobility compared with the amorphous silicon. Therefore, current driving capability of the polycrystalline silicon thin film transistors becomes large, which makes it possible that the peripheral circuitry such as a horizontal scanning circuit and a vertical scanning circuit requiring high-speed driving are concurrently formed on the same substrate as the thin film transistors for the pixel switching. Consequently, the number of signal wires taken out externally from the thin film semiconductor device for display purpose can be reduced in great deal. Additionally, a CMOS (Complementary Metal-Oxide Semiconductor) circuit formed as integrated circuits with N-channel type and P-channel type thin film transistors may be formed on-chip, and a level shift circuit may be built-in, and timing signals may be driven with low voltage.
- As the device technology and the process technology for the thin film transistors, the so-called high temperature process technology adopting the process temperature of 1000° C. or more has conventionally been established. The characteristic of this high temperature process is to reform the semiconductor thin film deposited on a high heat-resistant substrate such as quartz by applying a solid phase growth.
- The solid phase growth is a method of thermally treating the semiconductor thin film at a temperature of 1,000° C. or more, and it enlarges every one of crystal grains included in the polycrystalline silicon which is a minute aggregate of the silicon crystal at the depositing stage.
- The polycrystalline silicon acquired by this solid phase growth can obtain high carrier mobility in the order of 100 cm2/v×s. In order to execute such high temperature process, it is imperative to adopt a substrate superior in heat resistance, and quartz has conventionally been used for the substrate. However, the quartz has the disadvantage from the standpoint of reducing the manufacturing cost.
- Instead of the above-described high temperature process, a low temperature process adopting treatment temperature of 600° C. or less has been developed. As part of adopting the low temperature process to the manufacturing process of the thin film semiconductor device, a laser anneal treatment using a laser beam is attracting attention. This process is such that the laser beam is irradiated to an non-single crystal semiconductor thin film of the amorphous silicon or the polycrystalline silicon or the like deposited on the low heat-resistant insulating substrate such as glass or the like to locally melt by application of heat, and thereafter, during its cooling process, the semiconductor thin film is crystallized. The polycrystalline silicon thin film transistors are formed as integrated circuits with this crystallized semiconductor thin film operating as the active layer (channel region). As the carrier mobility of the crystallized semiconductor thin film becomes high, the thin film transistors can achieve high performance to a certain degree.
- Incidentally, a top-gate typed structure is conventionally the mainstream for the thin film transistors. In the top-gate structure, the semiconductor thin film is deposited on the insulating substrate, and then the gate electrodes are further formed above via a gate insulating film. For the low temperature process, a low-cost and large-sized glass plate is used as the insulating substrate. This glass plate contains much impurity metal of Na (sodium) or the like, so that Na is localized according to driving voltage for the thin film transistors. There is a problem of reliability caused by variation of the characteristic of the thin film transistors due to this electric field. Against this, a bottom-gate typed structure suitable for the low temperature process has recently been developed.
- According to this structure, the gate electrodes comprising metal film or the like are arranged on the insulating substrate made of glass plate or the like, on top of which the semiconductor thin film is formed via the gate insulating film. The gate electrodes have an effect of shielding the electric field within the glass plate. From the standpoint of the structure, the bottom-gate type structure is superior to the top-gate type structure in reliability.
- However, the bottom-gate structure causes a big problem when crystallization by the laser anneal treatment is conducted. In the semiconductor thin film to be recrystallized, the part for a channel region is generally located right above the gate electrodes, and the parts for a source region and a drain region are on the glass plate. On this account, when energy is provided by irradiation of the laser beam, there occur differences in conductive condition or dissipating condition of heat on the glass plate and on the metallic gate electrodes. Consequently, due to the fact that the optimum laser energy is different in the channel region, source region and drain region respectively, it is impossible to execute the laser irradiation with the optimum energy to acquire large carrier mobility.
- More specifically, in the case where recrystallization by the laser anneal is conducted, the laser beam is concurrently irradiated to the semiconductor thin film both on the metallic gate electrodes and on the glass plate. In this case, during the semiconductor thin film is once melted and then becomes solidified by cooling process, heat is dissipated on the metallic gate electrodes horizontally through the gate wiring, whereby the semiconductor thin film is solidified in comparatively short time. For this reason, on the metallic gate electrodes and on the glass plate, the crystal grains of the recrystallized semiconductor thin film are different in sizes, which causes the carrier mobility to be non-uniform.
- To be extreme, when trying to make large the crystal grain sizes of the semiconductor thin film on the metallic gate electrodes, the semiconductor thin film on the glass plate may evaporate due to excessively large irradiation energy. On the contrary, when trying to make the normal crystal condition of the semiconductor thin film on the glass plate, the grain size of the semiconductor thin film on the metallic gate electrodes becomes small. In other words, when trying to irradiate the laser beam at the time of the laser anneal treatment with the optimum energy to the semiconductor thin film both on the metallic gate electrodes and the insulating substrate comprising glass or the like, there occurs a problem that the process margin becomes very narrow.
- The process margin as referred here represents the limit permissible in the manufacturing process with respect to the irradiation energy density of the laser beam. Conventionally, this process margin was very narrow, which necessitated to strictly suppress the variation of the irradiation energy density of the laser beam, thereby accompanying a great deal of difficulty.
- Additionally, in the bottom gate structure, the semiconductor thin film is formed above the gate electrodes via the gate insulating film. The gate electrodes normally have a thickness of 100 nm or more, so that on the surface of the insulating substrate there arises a level difference attributable to the thickness of the gate electrodes. The semiconductor thin film is so formed as to get over the level difference existing in the gate electrodes though via the gate insulating film. At the part of the level difference in the semiconductor thin film to be got over, the film thickness tends to become thin as compared with the film thickness of the flat part.
- When an etching treatment is conducted in the process after the semiconductor thin film has been formed and crystallized by laser anneal, the semiconductor thin film which has become thin at the level difference part may be corroded with chemical agents or the like, and pinholes may be produced. The case may exist that the semiconductor thin film and the gate electrodes establish a short circuit through these pinholes, which has presented the cause of defect for the thin film transistor devices.
- In order to solve conventional technical problems as described above, the following measures have been instituted. Namely, a thin film semiconductor device pertaining to this invention is formed as integrated circuits on an insulating substrate with bottom gate structured thin film transistors, in which gate electrodes, a gate insulating film and a semiconductor thin film are stacked in the order from below upward.
- The gate electrodes are comprised of metallic materials and characterized by the thickness of less than 100 nm. Preferably, the film thickness of the gate insulating film is thicker than that of the gate electrodes. The semiconductor thin film is comprised of polycrystalline silicon crystallized by irradiation of a laser beam. In some cases, the gate electrodes have a multi-layered structure comprised of an upper layer having comparatively low heat-conductivity and high electric resistance and a lower layer having comparatively high heat-conductivity and low electric resistance.
- This invention includes a display device using the above-described thin film semiconductor device as the driving substrate. Namely, the display device is formed as integrated circuits on the insulating substrate with matrix pixels and the thin film transistors which drive each pixel. The thin film transistors have the bottom gate structure in which the gate electrodes, the gate insulating film and the semiconductor thin film are formed as integrated circuits on the insulating substrate in the order from below upward. Each of the gate electrodes is comprised of the metallic materials and characterized by the thickness of less than 100 nm. Preferably, the film thickness of the gate insulating film is thicker than that of the gate electrodes. The semiconductor thin film is comprised of the polycrystalline silicon crystallized by irradiation of the laser beam. In some cases, the gate electrodes have a multi-layered structure comprising an upper layer having comparatively low heat conductivity and high electric resistance and a lower layer having comparatively high heat conductivity and low electric resistance.
- Furthermore, this invention includes a manufacturing method of the display device described above. Namely, this refers to the manufacturing method of the display device in which the matrix pixels and the thin film transistors for driving each pixel are formed as integrated circuits on the insulating substrate, and includes the process of forming the bottom gate structured thin film transistors by stacking the gate electrodes, the gate insulating film and the semiconductor thin film on the insulating substrate in the order from below upward. The gate electrodes are comprised of metallic materials and characterized to be formed with the thickness of less than 100 nm. Preferably, the gate insulating film may be formed with its film thickness to be thicker than that of the gate electrodes. The semiconductor thin film uses the polycrystalline silicon crystallized by irradiation of the laser beam. In some cases, the gate electrodes may be formed by stacking the upper layer having comparatively low heat conductivity and high electric resistance and the lower layer having comparatively high heat conductivity and low electric resistance.
- This invention is characterized in that the thickness of the gate electrodes is made less than 100 nm, whereas the thickness of the gate electrodes in the conventional bottom gate structured thin film transistors is 100 nm or more. By making the thickness of the gate electrodes be thin, thermal capacity thereof becomes small, and the difference in thermal condition becomes small on the gate electrodes comprising metal and on the insulating substrate comprising glass or the like. Because of this, a process margin, which is produced when crystallizing the semiconductor thin film by the laser anneal treatment, expands between on the gate electrodes and on the insulating substrate. Additionally, by making thin the thickness of the gate electrodes, the level difference may be relieved. In consequence, the pinholes of the semiconductor thin film which frequently occur at the level difference part may be suppressed.
- Other and further objects, features and advantages of this invention will appear more fully from the following description.
- FIG. 1 is a partially sectional view showing a first embodiment of a thin film semiconductor device relating to this invention;
- FIG. 2 is a graph showing the relation between a laser energy and a crystal grain size;
- FIG. 3 is a graph showing the relation between a film thickness of gate electrodes and a process margin;
- FIG. 4 is a graph showing the relation between a film thickness of the gate electrodes and a quantity of pinholes;
- FIG. 5 is a partially sectional view of a second embodiment of the thin film semiconductor device relating to this invention;
- FIGS. 6A to6B are flow sheets showing a manufacturing method of a second embodiment;
- FIG. 7 is a perspective view in schematic form showing one example of an active matrix display device assembled by using the thin film semiconductor device relating to this invention; and
- FIG. 8 is a perspective view in schematic form showing another example of the active matrix display device assembled by using the thin film semiconductor device relating to this invention.
- Referring to the following drawings, embodiments of this invention are described in detail. FIG. 1 illustrates one example of a partially sectional view in schematic form showing a first embodiment of a thin film semiconductor device relating to this invention. As illustrated, this thin film semiconductor device is such that a bottom gate structured
thin film transistors 3 stacked with agate electrodes 5, agate insulating film 4 and a semiconductorthin film 2 in the order from below upward is formed as integrated circuits on an insulatingsubstrate 1 such as glass or the like. This thin film semiconductor device is used as a driving substrate for an active matrix typed display device. For this purpose,pixel electrodes 14 are connected with thethin film transistors 3. In addition, thethin film transistors 3 employ a double gate structure to enhance reliability. However, this invention is not limited to the double gate structure. It is needless to say that this invention is also applicable to single gate structured thin film transistors. For assembling the display device, an insulatingsubstrate 60 of the one side is joined with the insulatingsubstrate 1 of the other side with a predetermined clearance in between. The insulatingsubstrate 60 of the one side is comprised of glass or the like and the surface of the insulatingsubstrate 60 is in advance formed with opposingelectrodes 61. At the clearance between both thesubstrates - As the characteristic matter of this invention, the gate electrodes are comprised of metallic materials, whose thickness Tm is established with less than 100 nm. As the metallic materials, for instance, metals with high melting point can be adopted, selective from Mo (molybdenum), Ta (tantalum), Cr (chromium) or the like. According to this embodiment, Mo with thickness Tm of, for instance, 90 nm is used. The
gate insulating film 4 covering thegate electrodes 5 is comprised of deposited film of, for instance, silicon dioxide (SiO2), whose thickness Ti is established to be greater than the thickness Tm of thegate electrodes 5. By making the thickness Tm of thegate electrodes 5 to be less than 100 nm, thermal capacity can be reduced and the difference in thermal condition on thegate electrodes 5 and the insulatingsubstrate 1 is made small, thereby trying to enlarge a process margin occurred by the laser anneal treatment. In this case, if the thickness Ti of thegate insulating film 4 located between thegate electrodes 5 and the semiconductorthin film 2 is too thin, an effect of reducing the thickness Tm of thegate electrodes 5 is offset. Therefore, the thickness Ti of thegate insulating film 4 is made to become greater than the thickness Tm of thegate electrodes 5. For instance, when the thickness Tm of thegate electrodes 5 is 90 nm, the thickness Ti of the gate insulating film is made to be 110 nm. The semiconductorthin film 2 deposited on thegate insulating film 4 is comprised of polycrystalline silicon crystallized by an irradiation of a laser beam. Its thickness is, for instance, 40 nm. - As described above, the
gate electrodes 5 are covered with thegate insulating film 4 made of SiO2 or the like. On thisgate insulating film 4 there is deposited the semiconductorthin film 2 comprising polycrystalline silicon or the like. On the semiconductorthin film 2stoppers 6 comprising, for instance, SiO2 are formed patterned so as to match with eachgate electrode 5. The part of the semiconductorthin film 2 located directly underneath thestoppers 6 constitutes a channel region. In addition, in the semiconductorthin film 2 are formed asource region 7 and adrain region 8 to which impurities are injected with high concentration. Furthermore, LDD (lightly doped drain)regions thin film transistors 3 are covered with aninterlayer film 9 made of SiO2 or the like.Signal wires 10 are formed patterned on theinterlayer film 9 and connected electrically to thesource region 7 of thethin film transistors 3 via contact holes. Thesignal wires 10 have two-layer structures with upper layers ofmetallic film 10 a comprising Mo or the like and lower layers ofmetallic film 10 b comprising Al or the like. Likewise, thewirings 10 for connection are formed patterned on the side of thedrain region 8. Thesewirings 10 are covered with aplanarized film 12 comprising, for instance, acrylic resin intervened with apassivation film 11 comprising, for instance, SiO2. On theplanarized film 12, thepixel electrodes 14 comprising ITO (Indium Tin Oxide) or the like are formed patterned. Thepixel electrodes 14 are electrically connected to thedrain region 8 in thethin film transistors 3 via the contact holes apertured in theplanarized film 12 and thewirings 10 for connection. - FIG. 2 is a graph showing the relation between the laser beam energy used when crystallizing the semiconductor thin film with the laser anneal and the crystal grain sizes of the crystallized semiconductor thin film. According to the graph, a curve A shows the crystal grain sizes of the semiconductor thin film on the gate electrodes, and a curve B shows the crystal grain sizes of the semiconductor thin film on the insulating substrate. In either case, the crystal grain sizes become large, when the laser beam energy increases. However, when the energy becomes too large, the crystal grain sizes, on the contrary, become small. However there are differences in the locations of the peaks of the curve A and curve B. On the metallic gate electrodes, the value of the laser energy producing the maximum crystal grain size exceeds 300 mJ, while, on the insulating substrate comprising glass or the like, the value of the laser energy producing the maximum crystal grain size is 300 mJ or less. With respect to heat conductivity, metal is higher than glass, which makes it easier for the laser beam energy to be dissipated. It is therefore required to make the laser beam energy larger to cover the lost amount of the dissipated energy. According to the device characteristics required for the thin film transistors, the crystal grain sizes are requested to be, for instance, 250 nm or more. In this case, the process margin occupies the range shown in the graph of FIG. 2. Namely, if variation of the laser energy may be confined within this process margin, the crystal grain sizes of the semiconductor thin film may be made to be 250 nm or more both on the metallic gate electrodes and on the insulating substrate comprising glass or the like.
- FIG. 3 is a graph showing the relation between the film thickness of the gate electrodes and the above-described process margin. It is understandable that the process margin expands when the film thickness of the gate electrodes reduces. The thinner the thickness of the gate electrodes, the less becomes its thermal capacity, and the difference in thermal condition is reduced on the gate electrodes and on the insulating substrate. With this reduction, the process margin thus expands. The laser beam energy is not constant and always varies in the order of ±3% caused by a variation of a laser oscillating tube. For example, when trying to set the laser energy at 300 mJ, the ±3% variation produces about 18 mJ. Such being the case, the process margin is required to secure 18 mJ. In this case, as is clear from the graph of FIG. 3, the film thickness of the gate electrodes is required to be set to less than 100 nm.
- FIG. 4 is a graph showing the relation between the thickness of the gate electrodes and a quantity of pinholes appeared in the semiconductor thin film located at the level difference part of the gate electrodes. As illustrated, the thinner the thickness of the gate electrodes, the more alleviated becomes the level difference, and accordingly appearance of the pinholes is also reduced in quantity. Especially, by making the thickness of the gate electrodes to be less than 100 nm, emergence of the pinholes may almost completely be prevented. In this connection, when the pinholes appear in the semiconductor thin film through the etching process or the like, there is a fear that chemical agents such as hydrofluoric acid corrode the gate insulating film locating underneath through the pinholes, thereby establishing short-circuit defect between the gate electrodes and the gate insulating film.
- FIG. 5 is one example of a partially sectional view in schematic form showing a second embodiment of the thin film semiconductor device relating to this invention. To provide easy understanding, the parts corresponding to the first embodiment shown in FIG. 1 are provided with the corresponding reference numbers thereto to facilitate understanding. Difference from the first embodiment is that the
gate electrodes 5 are not of a single-layer structure but of a multi-layer structure. Namely, thegate electrodes 5 are of the multi-layer structure having anupper layer 5 a with comparatively low heat conductivity and high electric resistance stacked with alower layer 5 b with comparatively high heat conductivity and low electric resistance. If thegate electrodes 5 are formed with the thickness to be less than 100 nm according to this invention, the electric resistance inevitably increases. This embodiment employs the multi-layer structure to suppress increase of the electric resistance. Namely, thelower layer 5 b is comprised of metal which has low electric resistance compared with theupper layer 5 a, and can be made thin for that degree. On the other hand, theupper layer 5 a is comprised of metal which has low heat conductivity compared with thelower layer 5 b, and suppresses dissipation of heat. For example, thelower layer 5 b employs pure metal of aluminum or alloy of aluminum and silicon which is added up to the saturated state, while theupper layer 5 a is selective from molybdenum, tantalum, tungsten and chromium. High melting point metal like this, by adopting the multi-layer structure to the gate electrodes S in which thelower layer 5 b with low electric resistance is stacked with theupper layer 5 a with low heat conductivity, it becomes possible to prevent increase of electric resistance while reducing the film thickness. - Referring to FIGS. 6A to6E inclusive, there is described in detail a manufacturing method of the thin film semiconductor device shown in FIG. 5. For easy reference to the drawing, the gate electrode is shown in only one piece. Firstly, as shown in FIG. 6A, the
lower layer 5 b is overall formed on the insulatingsubstrate 1 comprising glass or the like by applying a sputtering method. Thislower layer 5 b has preferably low resistance, and employs, for instance, aluminum. On thelower layer 5 b, theupper layer 5 a is overall deposited by the sputtering method. Theupper layer 5 a uses the material which has small heat conductivity, and for instance, Mo is appropriate. The total thickness of the multi-layer structure stacked with theupper layer 5 a and thelower layer 5 b is preferably less than 100 nm. As an example, the film thickness of thelower layer 5 b is 50 nm, and then the film thickness of theupper layer 5 a may be 40 nm. - Next, as shown in FIG. 6B, the multi-layer film stacked with the
upper layer 5 a and thelower layer 5 b is patterned by, for instance, an isotropic dry etching process, and processed into thegate electrodes 5. By conducting the isotropic dry etching process, a cross section of thegate electrodes 5 can be shaped into a trapezoid. In other words, the end faces of thegate electrodes 5 are tapered with an angle ranging from 5 to 15 degrees inclusive. - As shown in FIG. 6C, the
gate insulating film 4 covering thegate electrodes 5 is formed with deposition of SiO2 in the thickness of 100 to 200 nm inclusive by, for instance, a plasma CVD (chemical vapor deposition) method. Furthermore, on top of that, the semiconductorthin film 2 is formed with deposition of the amorphous silicon in the thickness of, for instance, 20 nm to 60 nm inclusive. The insulatingfilm 4 and the semiconductorthin film 2 can be made grown continuously within the same deposition chamber without breaking vacuum condition. At this stage, the insulatingsubstrate 1 is heated to reach temperature of, for instance, 400° C. The semiconductorthin film 2 of the amorphous silicon deposited with the plasma CVD method includes about 10% hydrogen, which is desorbed by a heat treatment of 400° C. Thereafter, recrystallization of the semiconductorthin film 2 is aimed by irradiation of an XeCL-excimer laser beam with wavelength of, for instance, 308 nm. With the energy of the laser beam, the amorphous silicon is melted to become the polycrystalline silicon when being solidified. Crystallinity (mainly crystal grain size) is determined by the time during solidified. - As shown in FIG. 6D, SiO2 is deposited on the semiconductor
thin film 2 by the plasma CVD method. At this stage, SiO2 is patterned by using a back-side exposure technology to process intostoppers 6. Namely, by conducting the back-side exposure technology to the light-proof gate electrodes 5 using as a mask, thestoppers 6 can be obtained to match thegate electrodes 5 by a self-alignment process. At this stage, impurities (for instance, phosphorus) are implanted into the semiconductorthin film 2 with comparatively low concentration by an ion-doping method by utilizing thestoppers 6 as the masks. Furthermore, after the stoppers and their peripheries are covered with photo-resists, impurities (for instance, phosphorus) are implanted into the semiconductorthin film 2 with comparatively low concentration by the ion-doping method. By these processes, the source regions and the drain regions are formed. In the parts of the semiconductorthin film 2 covered with photo-resists, theLDD regions semiconductor film 2, enabling to take short time in the treatment. - Finally, as shown in FIG. 6E, the laser beam is again irradiated to activate doped atoms. This is the same method as recrystallization, but the weak energy is enough as there is no need to make crystals to be large. Thereafter, for insulation between wirings, SiO2 is deposited to form the
interlayer film 9. After the contact holes are apertured in thisinterlayer film 9, metallic aluminum or the like is deposited by the sputtering and patterned into the predetermined shape to process thewirings 10. To follow, in the case of manufacturing the thin film semiconductor device for display purpose, a passivation film, a planarized film and pixel electrodes are formed as the need arises. - FIG. 7 is a perspective drawing in schematic form showing one example of the active-matrix type liquid crystal display device assembled with the thin film semiconductor device relating to this invention for use as the driving substrate. This display device has a structure which holds an electro-
optical material 50 comprising liquid crystal or the like between the drivingsubstrate 1 and the opposingsubstrate 60. On the drivingsubstrate 1 there are formed as integrated circuits a pixel array section and a peripheral circuit section. The peripheral circuit section is divided into avertical scanning circuit 41 and ahorizontal scanning circuit 42. Furthermore, on the upper end part of the drivingsubstrate 1 are also formedterminal electrodes 47 for external connection. Eachterminal electrode 47 is connected to thevertical scanning circuit 41 and thehorizontal scanning circuit 42 viawirings 48. The pixel array section has a formation ofgate wirings 43 and signal wirings 10 which cross each other. The gate wirings 43 are connected to thevertical scanning circuit 41, and the signal wirings 10 are connected to thehorizontal scanning circuit 42. At the intersection part of bothwirings pixel electrodes 14 and thethin film transistors 3 which are manufactured according to this invention and drive thepixel electrodes 14. On the other hand, on the inside surface of the opposingsubstrate 60, opposing electrodes (not shown) comprising, for instance, ITO are formed. - FIG. 8 is a partially sectional view in schematic form showing another embodiment of the display device relating to this invention. This embodiment, as its pixels, uses an OLED (organic light emitting diode) which is an organic electro-luminescent device. The OLED is made by stacking with anodes A,
organic layers 110 and cathodes K in this order. The anodes A are separated according to every pixel, and comprised of, for instance, chromium basically having optical reflectivity. The cathodes K are commonly connected among the pixels, and have stacked structure of, for instance,metallic layers 111 and transparentconductive layers 112 with basically light transmission. - When a forward voltage (the order of 10V) is applied between the anodes A and the cathodes K of the OLED having such the structure, injection of carriers such as electrons and holes occur and light emission is observed. Behavior of the OLED is considered to be light emission occurred by exitons formed by the holes injected from the anodes A and the electrons injected from the cathodes K.
- On the other hand, the
thin film transistors 3 for driving the OLED are comprised of thegate electrodes 5 formed on the insulatingsubstrate 1 comprising glass or the like, thegate insulating film 4 stacked thereon, and the semiconductorthin film 2 stacked above thegate electrodes 5 via thisgate insulating film 4. This semiconductorthin film 2 is comprised of the silicon thin film crystallized by the laser anneal method adopted by this invention. Thethin film transistors 3 include the source regions S working as a passage of electric current supplied to the OLED, the channel regions Ch and the drain regions D. The channel regions Ch are located right above thegate electrodes 5. Thethin film transistors 3 having this bottom gate structure are covered by theinterlayer film 9, on which thewirings 10 are formed. On top of these is deposited the above-described OLED via anotherinterlayer film 11. The anodes A of this OLED are electrically connected to thethin film transistors 3 viawirings 10. According to this embodiment as well, the film thickness of thegate electrodes 5 is set to be less than 100 nm, thereby expanding the process margin in connection with the laser anneal treatment of the semiconductorthin film 2. - As described above, according to this invention, the process margin at the time of the laser anneal treatment of the semiconductor thin film expands by making the thickness of the gate electrodes to be less than 100 nm, thereby providing the easy checking and maintenance of the laser system to be used for the laser anneal treatment. Furthermore, even if a laser oscillating tube has a fluctuation, its tolerance range expands, which makes it easy to design optical base or the like of the laser system. In addition, manufacturing yield may increase because the pinholes disappear from the part of the semiconductor thin film located on the level difference of the gate electrodes.
- While preferred embodiments of the invention have been described, such description is for illustrative purpose only, and it is to be understood that changes and variations may be made without departing from the spirit and scope of the invention.
Claims (12)
1. A thin film semiconductor device comprising:
an insulating substrate; and
a thin film transistor formed on said insulating substrate, wherein
said thin film transistor is formed in a bottom gate structure having gate electrode, a gate insulating film, and a semiconductor thin film stacked in the order from below upward, and
said gate electrode is made of metallic material having a thickness of less than 100 nm.
2. The thin film semiconductor device according to , wherein
claim 1
said gate insulating film has a thickness thicker than the thickness of said gate electrode.
3. The thin film semiconductor device according to , wherein
claim 1
said semiconductor thin film comprises polycrystalline silicon crystallized by an irradiation of a laser beam.
4. The thin film semiconductor device according to , wherein
claim 1
said gate electrode has a multi-layered structure stacked with an upper layer having comparatively low heat conductivity and high electric resistance, and a lower layer having comparatively high heat conductivity and low electric resistance.
5. A display device comprising:
an insulating substrate;
pixels arranged in a matrix form; and
thin film transistors for driving said respective pixels, wherein
said pixels and said thin film transistors are formed as integrated circuits on said insulating substrate,
each of said thin film transistors has a bottom gate structure having a gate electrode, a gate insulating film and a semiconductor thin film stacked in the order from below upward, and
said gate electrode is made of metallic material having a thickness of less than 100 nm.
6. The display device according to , wherein
claim 5
said gate insulating film has a film thickness thicker than the thickness of the gate electrode.
7. The display device according to , wherein
claim 5
said semiconductor thin film comprises polycrystalline silicon crystallized by an irradiation of a laser beam.
8. The display device according to , wherein
claim 5
said gate electrodes have a multi-layer structure stacked with an upper layer having comparatively low heat conductivity and high electric resistance, and a lower layer having comparatively high heat conductivity and low electric resistance.
9. The method of manufacturing a display device having pixels arranged in a matrix form and thin film transistors for driving said respective pixels formed as integrated circuits on an insulating substrate, said method comprising the step of:
stacking a gate electrode, a gate insulating film and a semiconductor thin film in the order from below upward on an insulating substrate to form a thin film transistor in bottom gate structure, wherein
said gate electrode formed of metallic material has a thickness of less than 100 nm.
10. The method according to , wherein
claim 9
said gate insulating film is formed with a thickness thicker than the thickness of the gate electrode.
11. The method according to wherein
claim 9
said semiconductor thin film uses polycrystalline silicon crystallized by an irradiation of a laser beam.
12. The method according to , wherein
claim 9
said gate electrode is formed by stacking an upper layer having comparatively low heat conductivity and high electric resistance and a lower layer having comparatively high heat conductivity and low electric resistance.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/801,791 US8604483B2 (en) | 2000-02-01 | 2010-06-25 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
US13/655,192 US8546200B2 (en) | 2000-02-01 | 2012-10-18 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
US14/064,878 US8779417B2 (en) | 2000-02-01 | 2013-10-28 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000023475A JP2001217423A (en) | 2000-02-01 | 2000-02-01 | Thin film semiconductor device, display and its manufacturing method |
JPP2000-023475 | 2000-02-01 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/801,791 Continuation US8604483B2 (en) | 2000-02-01 | 2010-06-25 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010011726A1 true US20010011726A1 (en) | 2001-08-09 |
Family
ID=18549629
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/772,986 Abandoned US20010011726A1 (en) | 2000-02-01 | 2001-01-31 | Thin film semiconductor divice, display device using such thin film semiconductor device and manufacturing method thereof |
US12/801,791 Expired - Fee Related US8604483B2 (en) | 2000-02-01 | 2010-06-25 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
US13/655,192 Expired - Fee Related US8546200B2 (en) | 2000-02-01 | 2012-10-18 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
US14/064,878 Expired - Fee Related US8779417B2 (en) | 2000-02-01 | 2013-10-28 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/801,791 Expired - Fee Related US8604483B2 (en) | 2000-02-01 | 2010-06-25 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
US13/655,192 Expired - Fee Related US8546200B2 (en) | 2000-02-01 | 2012-10-18 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
US14/064,878 Expired - Fee Related US8779417B2 (en) | 2000-02-01 | 2013-10-28 | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof |
Country Status (4)
Country | Link |
---|---|
US (4) | US20010011726A1 (en) |
JP (1) | JP2001217423A (en) |
KR (1) | KR100689950B1 (en) |
TW (1) | TW505951B (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020117719A1 (en) * | 2001-02-26 | 2002-08-29 | Masahiko Ando | Thin film transistor and active matrix type liquid crystal display device |
US20030027369A1 (en) * | 2001-07-03 | 2003-02-06 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment |
US20030034497A1 (en) * | 2001-06-20 | 2003-02-20 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US20030057422A1 (en) * | 2001-06-20 | 2003-03-27 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and electronic apparatus |
US20030062519A1 (en) * | 2001-10-01 | 2003-04-03 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, electronic equipment, and organic polarizing film |
US6635504B2 (en) * | 2001-03-07 | 2003-10-21 | Samsung Sdi Co., Ltd. | Method of manufacturing organic EL display |
US20030207482A1 (en) * | 2002-05-03 | 2003-11-06 | Ritdisplay Corporation | Method for fabricating low-temperature polysilicon organic electroluminescent device |
US20040004214A1 (en) * | 2002-05-15 | 2004-01-08 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US6687156B2 (en) * | 1999-07-14 | 2004-02-03 | Hitachi, Ltd. | Semiconductor integrated circuit device, production and operation method thereof |
US6901006B1 (en) | 1999-07-14 | 2005-05-31 | Hitachi, Ltd. | Semiconductor integrated circuit device including first, second and third gates |
US20050176226A1 (en) * | 2002-05-02 | 2005-08-11 | Koninklijke Philips Electronics N.V. | Electronic devices comprising bottom-gate tfts and their manufacture |
US20080035930A1 (en) * | 2006-08-08 | 2008-02-14 | Mitsubishi Electric Corporation | Thin film transistor substrate, manufacturing method of thin film transistor, and display device |
US20080173871A1 (en) * | 2006-11-13 | 2008-07-24 | Takeshi Noda | Display Device and Manufacturing Method of Display Device |
US20100025677A1 (en) * | 2008-07-31 | 2010-02-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7710019B2 (en) | 2002-12-11 | 2010-05-04 | Samsung Electronics Co., Ltd. | Organic light-emitting diode display comprising auxiliary electrodes |
US7804092B2 (en) * | 2007-07-09 | 2010-09-28 | Nec Corporation | Active-matrix-drive display unit including TFT |
CN102379027A (en) * | 2010-06-21 | 2012-03-14 | 松下电器产业株式会社 | Method for crystallizing silicon thin film and method for manufacturing silicon tft device |
US20120206668A1 (en) * | 2011-01-18 | 2012-08-16 | Panasonic Corporation | Thin-film transistor device manufacturing method, thin-film transistor, and display device |
US20120262433A1 (en) * | 2008-06-04 | 2012-10-18 | Samsung Electronics Co., Ltd. | Organic light emitting diode display and method for manufacturing the same |
US20120273779A1 (en) * | 2008-07-31 | 2012-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US9159806B2 (en) | 2011-09-29 | 2015-10-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
CN108346669A (en) * | 2018-02-01 | 2018-07-31 | 惠科股份有限公司 | Switching array substrate and its manufacturing method |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100454073B1 (en) * | 2001-12-24 | 2004-10-26 | 동부전자 주식회사 | Method of manufacturing for sram cell |
KR101092483B1 (en) * | 2007-05-31 | 2011-12-13 | 캐논 가부시끼가이샤 | Manufacturing method of thin film transistor using oxide semiconductor |
KR101094285B1 (en) | 2009-12-04 | 2011-12-19 | 삼성모바일디스플레이주식회사 | Thin Film Transistor and Display Device having the same |
JP6020079B2 (en) * | 2012-11-19 | 2016-11-02 | ソニー株式会社 | Display device, manufacturing method thereof, and electronic device |
US9397124B2 (en) | 2014-12-03 | 2016-07-19 | Apple Inc. | Organic light-emitting diode display with double gate transistors |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5912506A (en) * | 1996-10-15 | 1999-06-15 | International Business Machines Corporation | Multi-layer metal sandwich with taper and reduced etch bias and method for forming same |
US6235561B1 (en) * | 1995-08-23 | 2001-05-22 | Kabushiki Kaisha Toshiba | Method of manufacturing thin-film transistors |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0744277B2 (en) | 1986-10-31 | 1995-05-15 | 富士通株式会社 | Thin film transistor and method of forming the same |
JPH0810299B2 (en) | 1988-03-11 | 1996-01-31 | 株式会社精工舎 | Thin film transistor array |
JPH022175A (en) | 1988-06-14 | 1990-01-08 | Matsushita Electric Ind Co Ltd | Manufacture of thin film transistor |
US5010027A (en) | 1990-03-21 | 1991-04-23 | General Electric Company | Method for fabricating a self-aligned thin-film transistor utilizing planarization and back-side photoresist exposure |
JPH10163112A (en) | 1996-12-04 | 1998-06-19 | Sony Corp | Manufacture of semiconductor device |
JP3864476B2 (en) * | 1997-01-24 | 2006-12-27 | ソニー株式会社 | Thin film semiconductor device |
JP3896624B2 (en) | 1997-02-14 | 2007-03-22 | ソニー株式会社 | Thin film semiconductor device and display device using the same |
JPH10242052A (en) | 1997-03-03 | 1998-09-11 | Sanyo Electric Co Ltd | Polycrystalline silicon thin film transistor |
JPH118392A (en) | 1997-06-13 | 1999-01-12 | Sony Corp | Thin-film transistor |
JP3503427B2 (en) * | 1997-06-19 | 2004-03-08 | ソニー株式会社 | Method for manufacturing thin film transistor |
JPH11102867A (en) | 1997-07-16 | 1999-04-13 | Sony Corp | Forming of semiconductor thin film, and plastic substrate |
JPH11111999A (en) * | 1997-10-06 | 1999-04-23 | Sanyo Electric Co Ltd | Manufacture of thin-film transistor |
JP2000183358A (en) * | 1998-07-17 | 2000-06-30 | Sony Corp | Manufacture of thin-film semiconductor device |
-
2000
- 2000-02-01 JP JP2000023475A patent/JP2001217423A/en active Pending
-
2001
- 2001-01-31 US US09/772,986 patent/US20010011726A1/en not_active Abandoned
- 2001-01-31 TW TW090101913A patent/TW505951B/en not_active IP Right Cessation
- 2001-01-31 KR KR1020010004604A patent/KR100689950B1/en active IP Right Grant
-
2010
- 2010-06-25 US US12/801,791 patent/US8604483B2/en not_active Expired - Fee Related
-
2012
- 2012-10-18 US US13/655,192 patent/US8546200B2/en not_active Expired - Fee Related
-
2013
- 2013-10-28 US US14/064,878 patent/US8779417B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6235561B1 (en) * | 1995-08-23 | 2001-05-22 | Kabushiki Kaisha Toshiba | Method of manufacturing thin-film transistors |
US5912506A (en) * | 1996-10-15 | 1999-06-15 | International Business Machines Corporation | Multi-layer metal sandwich with taper and reduced etch bias and method for forming same |
Cited By (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7366015B2 (en) | 1999-07-14 | 2008-04-29 | Renesas Technology Corp. | Semiconductor integrated circuit device, production and operation method thereof |
US6687156B2 (en) * | 1999-07-14 | 2004-02-03 | Hitachi, Ltd. | Semiconductor integrated circuit device, production and operation method thereof |
US20070195596A1 (en) * | 1999-07-14 | 2007-08-23 | Takashi Kobayashi | Semiconductor integrated circuit device, production and operation method thereof |
US20050243603A1 (en) * | 1999-07-14 | 2005-11-03 | Takashi Kobayashi | Semiconductor integrated circuit device including first, second and third gates |
US6901006B1 (en) | 1999-07-14 | 2005-05-31 | Hitachi, Ltd. | Semiconductor integrated circuit device including first, second and third gates |
US7180774B2 (en) | 1999-07-14 | 2007-02-20 | Hitachi, Ltd. | Semiconductor integrated circuit device including first, second and third gates |
US20020117719A1 (en) * | 2001-02-26 | 2002-08-29 | Masahiko Ando | Thin film transistor and active matrix type liquid crystal display device |
US6635504B2 (en) * | 2001-03-07 | 2003-10-21 | Samsung Sdi Co., Ltd. | Method of manufacturing organic EL display |
US9166180B2 (en) | 2001-06-20 | 2015-10-20 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device having an organic light emitting diode that emits white light |
US20030057422A1 (en) * | 2001-06-20 | 2003-03-27 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and electronic apparatus |
US9276224B2 (en) | 2001-06-20 | 2016-03-01 | Semiconductor Energy Laboratory Co., Ltd. | Organic light emitting device having dual flexible substrates |
US7728326B2 (en) | 2001-06-20 | 2010-06-01 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and electronic apparatus |
US7420208B2 (en) | 2001-06-20 | 2008-09-02 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US20050127371A1 (en) * | 2001-06-20 | 2005-06-16 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US7952101B2 (en) | 2001-06-20 | 2011-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US20110233557A1 (en) * | 2001-06-20 | 2011-09-29 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US8134149B2 (en) | 2001-06-20 | 2012-03-13 | Semiconductor Energy Laboratory Co., Ltd. | Organic light emitting device |
US8415660B2 (en) | 2001-06-20 | 2013-04-09 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US7211828B2 (en) | 2001-06-20 | 2007-05-01 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and electronic apparatus |
US8822982B2 (en) | 2001-06-20 | 2014-09-02 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and electronic apparatus |
US20030034497A1 (en) * | 2001-06-20 | 2003-02-20 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US20080303408A1 (en) * | 2001-06-20 | 2008-12-11 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US9178168B2 (en) | 2001-06-20 | 2015-11-03 | Semiconductor Energy Laboratory Co., Ltd. | White light emitting device |
US6849877B2 (en) * | 2001-06-20 | 2005-02-01 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and method of manufacturing the same |
US7067976B2 (en) | 2001-07-03 | 2006-06-27 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment |
US7129102B2 (en) | 2001-07-03 | 2006-10-31 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment |
US20060220551A1 (en) * | 2001-07-03 | 2006-10-05 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electrocic equipment |
US20030027369A1 (en) * | 2001-07-03 | 2003-02-06 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment |
US20050088088A1 (en) * | 2001-07-03 | 2005-04-28 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment |
US7372200B2 (en) | 2001-07-03 | 2008-05-13 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment |
US7005671B2 (en) | 2001-10-01 | 2006-02-28 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, electronic equipment, and organic polarizing film |
US20060055847A1 (en) * | 2001-10-01 | 2006-03-16 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, electronic equipment, and organic polarizing film |
US7800099B2 (en) | 2001-10-01 | 2010-09-21 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, electronic equipment, and organic polarizing film |
US20030062519A1 (en) * | 2001-10-01 | 2003-04-03 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, electronic equipment, and organic polarizing film |
US20050176226A1 (en) * | 2002-05-02 | 2005-08-11 | Koninklijke Philips Electronics N.V. | Electronic devices comprising bottom-gate tfts and their manufacture |
US7101740B2 (en) * | 2002-05-02 | 2006-09-05 | Koninklijke Philips Electronics N.V. | Electronic devices comprising bottom-gate TFTs and their manufacture |
US6812052B2 (en) * | 2002-05-03 | 2004-11-02 | Ritdisplay Corporation | Method for fabricating low-temperature polysilicon organic electroluminescent device |
US20030207482A1 (en) * | 2002-05-03 | 2003-11-06 | Ritdisplay Corporation | Method for fabricating low-temperature polysilicon organic electroluminescent device |
US7675074B2 (en) | 2002-05-15 | 2010-03-09 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device including a lamination layer |
US20070114542A1 (en) * | 2002-05-15 | 2007-05-24 | Shunpei Yamazaki | Light emitting device |
US9118025B2 (en) | 2002-05-15 | 2015-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20040004214A1 (en) * | 2002-05-15 | 2004-01-08 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US8129715B2 (en) | 2002-05-15 | 2012-03-06 | Semiconductor Energy Labratory Co., Ltd. | Light emitting device |
US7164155B2 (en) | 2002-05-15 | 2007-01-16 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US8659012B2 (en) | 2002-05-15 | 2014-02-25 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20100156287A1 (en) * | 2002-05-15 | 2010-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US8476623B2 (en) | 2002-05-15 | 2013-07-02 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US7710019B2 (en) | 2002-12-11 | 2010-05-04 | Samsung Electronics Co., Ltd. | Organic light-emitting diode display comprising auxiliary electrodes |
US20080035930A1 (en) * | 2006-08-08 | 2008-02-14 | Mitsubishi Electric Corporation | Thin film transistor substrate, manufacturing method of thin film transistor, and display device |
US7388229B2 (en) | 2006-08-08 | 2008-06-17 | Mitsubishi Electric Corporation | Thin film transistor substrate, manufacturing method of thin film transistor, and display device |
US20080173871A1 (en) * | 2006-11-13 | 2008-07-24 | Takeshi Noda | Display Device and Manufacturing Method of Display Device |
US7804092B2 (en) * | 2007-07-09 | 2010-09-28 | Nec Corporation | Active-matrix-drive display unit including TFT |
US20120262433A1 (en) * | 2008-06-04 | 2012-10-18 | Samsung Electronics Co., Ltd. | Organic light emitting diode display and method for manufacturing the same |
US8519386B2 (en) * | 2008-06-04 | 2013-08-27 | Samsung Display Co., Ltd. | Organic light emitting diode display with improved crystallinity of driving semiconductor |
US9412798B2 (en) | 2008-07-31 | 2016-08-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US10326025B2 (en) | 2008-07-31 | 2019-06-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8841710B2 (en) * | 2008-07-31 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US8945981B2 (en) | 2008-07-31 | 2015-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20100025677A1 (en) * | 2008-07-31 | 2010-02-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20120273779A1 (en) * | 2008-07-31 | 2012-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US9859441B2 (en) | 2008-07-31 | 2018-01-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
CN102379027A (en) * | 2010-06-21 | 2012-03-14 | 松下电器产业株式会社 | Method for crystallizing silicon thin film and method for manufacturing silicon tft device |
US9048220B2 (en) | 2010-06-21 | 2015-06-02 | Joled Inc. | Method of crystallizing silicon thin film and method of manufacturing silicon thin-film transistor device |
US20120206668A1 (en) * | 2011-01-18 | 2012-08-16 | Panasonic Corporation | Thin-film transistor device manufacturing method, thin-film transistor, and display device |
US8778746B2 (en) * | 2011-01-18 | 2014-07-15 | Panasonic Corporation | Thin-film transistor device manufacturing method, thin-film transistor, and display device |
US9343585B2 (en) | 2011-09-29 | 2016-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US9159806B2 (en) | 2011-09-29 | 2015-10-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
CN108346669A (en) * | 2018-02-01 | 2018-07-31 | 惠科股份有限公司 | Switching array substrate and its manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
TW505951B (en) | 2002-10-11 |
KR20010078219A (en) | 2001-08-20 |
US8546200B2 (en) | 2013-10-01 |
KR100689950B1 (en) | 2007-03-08 |
US20140048814A1 (en) | 2014-02-20 |
US8604483B2 (en) | 2013-12-10 |
US20130045555A1 (en) | 2013-02-21 |
JP2001217423A (en) | 2001-08-10 |
US8779417B2 (en) | 2014-07-15 |
US20100264422A1 (en) | 2010-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8546200B2 (en) | Thin film semiconductor device, display device using such thin film semiconductor device and manufacturing method thereof | |
US7691545B2 (en) | Crystallization mask, crystallization method, and method of manufacturing thin film transistor including crystallized semiconductor | |
KR101021479B1 (en) | Thin film transistors, methods thereof and flat pannel display devices having the same | |
US8378946B2 (en) | Display device | |
US20090230397A1 (en) | Display device and manufacturing method thereof | |
KR100549761B1 (en) | Semiconductor display device, manufacturing method thereof and active matrix display device | |
JP2001177103A (en) | Thin film semiconductor device, display device, and method of manufacturing the same | |
US20070187676A1 (en) | Organic electro-luminescent display and method of fabricating the same | |
US20110186845A1 (en) | Crystallization method of amorphous semiconductor film, thin film transistor, and manufacturing method of thin film transistor | |
JP2009049243A (en) | Image display device, and manufacturing method thereof | |
US20050062047A1 (en) | Transistor substrate, display device, and method of manufacturing transistor substrate and display device | |
JP4168292B2 (en) | Display device and thin film semiconductor device for display | |
JP3864476B2 (en) | Thin film semiconductor device | |
US7015122B2 (en) | Method of forming polysilicon thin film transistor | |
JPH0634997A (en) | Liquid crystal display device and its production | |
KR101761634B1 (en) | Thin film transistor substrate and method for manufacturing thereof | |
JP2009290168A (en) | Thin film transistor, thin film transistor array board, method of manufacturing the transistor and the board, and display device | |
JP2010287645A (en) | Thin film transistor, and method of manufacturing the same | |
JP5253990B2 (en) | Thin film transistor | |
JP5342898B2 (en) | Inverted staggered thin film transistor and manufacturing method thereof | |
KR20070095043A (en) | The manufacturing method of the display device | |
JP4085762B2 (en) | Semiconductor thin film manufacturing method, semiconductor device manufacturing method, and thin film transistor manufacturing method | |
JPH10274787A (en) | Manufacture of semiconductor device | |
JPH1195259A (en) | Thin-film semiconductor device and production of thin-film semiconductor device | |
KR20080054927A (en) | Manufacturing mathod of organic light emitting diode display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAYASHI, HISAO;FUJINO, MASAHIRO;SHIMOGAICHI, YASUSHI;AND OTHERS;REEL/FRAME:011519/0913;SIGNING DATES FROM 20001226 TO 20010115 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |