US20010011970A1 - Drive circuit of active matrix type display device and manufacturing method thereor - Google Patents
Drive circuit of active matrix type display device and manufacturing method thereor Download PDFInfo
- Publication number
- US20010011970A1 US20010011970A1 US08/974,163 US97416397A US2001011970A1 US 20010011970 A1 US20010011970 A1 US 20010011970A1 US 97416397 A US97416397 A US 97416397A US 2001011970 A1 US2001011970 A1 US 2001011970A1
- Authority
- US
- United States
- Prior art keywords
- source followers
- laser light
- drive circuit
- active matrix
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000011159 matrix material Substances 0.000 title claims description 34
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 238000005286 illumination Methods 0.000 claims abstract description 28
- 239000010408 film Substances 0.000 claims description 56
- 239000010409 thin film Substances 0.000 claims description 34
- 239000000872 buffer Substances 0.000 claims description 22
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 238000000034 method Methods 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 239000000758 substrate Substances 0.000 claims description 8
- 230000015654 memory Effects 0.000 claims description 4
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000005499 laser crystallization Methods 0.000 claims description 3
- 239000007790 solid phase Substances 0.000 claims description 3
- 238000002425 crystallisation Methods 0.000 abstract description 5
- 230000008025 crystallization Effects 0.000 abstract description 5
- 239000010407 anodic oxide Substances 0.000 description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 10
- MUBZPKHOEPUJKR-UHFFFAOYSA-N Oxalic acid Chemical compound OC(=O)C(O)=O MUBZPKHOEPUJKR-UHFFFAOYSA-N 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- 239000004973 liquid crystal related substance Substances 0.000 description 5
- 229910052698 phosphorus Inorganic materials 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 230000001133 acceleration Effects 0.000 description 4
- -1 phosphorus ions Chemical class 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 238000002834 transmittance Methods 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- LYCAIKOWRPUZTN-UHFFFAOYSA-N Ethylene glycol Chemical compound OCCO LYCAIKOWRPUZTN-UHFFFAOYSA-N 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- KRKNYBCHXYNGOX-UHFFFAOYSA-N citric acid Chemical compound OC(=O)CC(O)(C(O)=O)CC(O)=O KRKNYBCHXYNGOX-UHFFFAOYSA-N 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000005224 laser annealing Methods 0.000 description 3
- 239000010410 layer Substances 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 239000003792 electrolyte Substances 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- 235000006408 oxalic acid Nutrition 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- FEWJPZIEWOKRBE-JCYAYHJZSA-N Dextrotartaric acid Chemical compound OC(=O)[C@H](O)[C@@H](O)C(O)=O FEWJPZIEWOKRBE-JCYAYHJZSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- FEWJPZIEWOKRBE-UHFFFAOYSA-N Tartaric acid Natural products [H+].[H+].[O-]C(=O)C(O)C(O)C([O-])=O FEWJPZIEWOKRBE-UHFFFAOYSA-N 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 239000003513 alkali Substances 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- KGBXLFKZBHKPEV-UHFFFAOYSA-N boric acid Chemical compound OB(O)O KGBXLFKZBHKPEV-UHFFFAOYSA-N 0.000 description 1
- 239000004327 boric acid Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- KRVSOGSZCMJSLX-UHFFFAOYSA-L chromic acid Substances O[Cr](O)(=O)=O KRVSOGSZCMJSLX-UHFFFAOYSA-L 0.000 description 1
- 210000002858 crystal cell Anatomy 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000001017 electron-beam sputter deposition Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- AWJWCTOOIBYHON-UHFFFAOYSA-N furo[3,4-b]pyrazine-5,7-dione Chemical compound C1=CN=C2C(=O)OC(=O)C2=N1 AWJWCTOOIBYHON-UHFFFAOYSA-N 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 239000011975 tartaric acid Substances 0.000 description 1
- 235000002906 tartaric acid Nutrition 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13454—Drivers integrated on the active matrix substrate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/982—Varying orientation of devices in array
Definitions
- the present invention relates to a drive circuit of an active matrix type display device which is composed of thin-film transistors.
- the invention relates to a drive circuit of an active matrix type display device in which source followers are used as analog buffers and variations of their characteristics are suppressed.
- the active matrix type display device is a display device in which pixels are arranged at intersections of a matrix with every pixel associated with a switching element, and image information is controlled by turning on/off of the switching elements.
- This type of display device uses, as a display medium, a liquid crystal, plasma, or some other material or state whose optical characteristic (reflectance, refractive index, transmittance, luminous intensity, or the like) can be varied electrically.
- a field-effect transistor (three-terminal element) having the gate, source and drain is used as the switching element.
- a row of a matrix means a structure in which a signal line (gate line) that is disposed parallel with the row concerned is connected to the gate electrodes of transistors of the row concerned.
- a column means a structure in which a signal line (source line) that is disposed parallel with the column concerned is connected to the source (or drain) electrodes of transistors of the column concerned.
- a circuit for driving the gate lines is called a gate drive circuit, and a circuit for driving the source lines is called a source drive circuit.
- stages of a shift register corresponding to the number of gate lines in the vertical direction are arranged linearly and interconnected in series to generate signals of vertical scanning timings of the active matrix type display device. In this manner, the thin-film transistors of the active matrix type display device are switched by means of the gate drive circuit.
- stages of a shift register corresponding to the number of source lines in the horizontal direction are arranged linearly and interconnected in series to generate horizontal image data of display image data of the active matrix display device.
- Analog switches are turned on/off by latch pulses that are synchronized with horizontal scanning signals. In this manner, currents are supplied to the thin-film transistors of the active matrix type display device by means of the source drive circuit, to control orientations of liquid crystal cells.
- FIG. 9 schematically shows a conventional active matrix type display device.
- polycrystalline silicon thin-film transistor manufacturing processes There are two kinds of polycrystalline silicon thin-film transistor manufacturing processes: a high-temperature process and a low-temperature process.
- a high-temperature process polycrystalline silicon is deposited on an insulating film that is formed on a quartz substrate, and a thermally oxidized SiO 2 is formed as a gate insulating film.
- gate electrodes are formed, N-type or P-type ions are implanted, and source and drain electrodes are formed.
- polycrystalline silicon thin-film transistors are manufactured.
- silicon is crystallized by two kinds of methods: solid-phase growth and laser annealing.
- solid-phase growth a polycrystalline silicon film is obtained by subjecting an amorphous silicon film on an insulating film that is formed on a glass substrate to a heat treatment of 600° C. and 20 hours, for example.
- laser annealing a polycrystalline silicon film is obtained by applying laser light to amorphous silicon on a glass substrate surface to thereby heat-treat only the film surface portion at a high temperature.
- crystalline films are obtained by using one or both of the above two methods.
- SiO 2 film is then formed as a gate insulating film by plasma CVD. Thereafter, gate electrodes are formed, N-type or P-type ions are implanted, and source and drain electrodes are formed. Thus, polycrystalline silicon thin-film transistors are manufactured.
- the source drive circuit is a circuit for supplying image data to an active matrix panel of the active matrix type display device by scanning it vertically, and is composed of a shift register, analog switches that are thin-film transistors, analog memories that are capacitors, and analog buffers formed of thin-film transistors.
- the analog buffer is needed because the analog memory cannot directly drive the thin-film transistors of the active matrix type display device due to a large load capacitance of the source line.
- the thin-film transistor of the analog buffer has a source follower configuration. As shown in FIGS. 6A and 6B, a single thin-film transistor is provided for each data holding control signal line, and the thin-film transistors are so manufactured as to be arranged at regular intervals.
- FIG. 6A shows an example of using N-channel thin-film transistors.
- P-channel thin-film transistors see FIG. 6 b
- both types of transistors may be used.
- Each analog buffer has the single thin-film transistor that has a source follower configuration.
- laser annealing is employed as a means for crystallization as described above in the thin-film transistor manufacturing process, a silicon film on a glass substrate is irradiated with band-like laser light of a width L while being scanned with it in the X-axis direction, i.e., horizontally (see FIG. 7A) to crystallize silicon, because there exists no such large-diameter laser device as can irradiate a large-size substrate at one time.
- the illumination laser light quantity varies depending on the position on the silicon film in the laser crystallization step.
- a positional variation i.e., variations in characteristics occur in thin-film transistors that are produced from the above silicon film
- the threshold voltage V th varies from one thin-film transistor to another in the range of V thL to V thH depending on the position X on the X-axis (see FIG. 8).
- the threshold voltage V th has a small value at a position where laser beams overlap with each other, and has a large value where they do not.
- FIG. 11 shows an application voltage vs. transmittance characteristic of a normally-white liquid crystal device. It is understood that a variation ⁇ V th of the threshold voltage V th causes a corresponding variation of the transmittance, which is reflected in a displayed image.
- the output voltages of the source drive circuit undesirably vary depending on positions thereof, resulting in display unevenness of pixels of the active matrix type display device.
- An object of the present invention is to reduce display unevenness of pixels in an active matrix type display device.
- the present invention is characterized in that a data holding control signal is connected with a plurality of source followers that are connected together in parallel.
- the parallel-connected source followers are a combination of at least one source follower that is irradiated with laser light and at least one source follower that is irradiated twice for crystallization.
- a width L of the laser light illumination for crystallization is preferably larger than a pitch d of the source followers, and is equal to the pitch d multiplied by an integer n that is not less than 3 . Further, the invention is characterized in that 2 to n ⁇ 1 source followers are connected together in parallel. A variation of the threshold voltage of thin-film transistors can be suppressed by combining source followers that are illuminated at different numbers of times.
- pitch of the source followers and the width of laser light illumination have been mentioned above, the term “pitch of the source followers” may be replaced by another term “pitch of pixels” because they are equal to each other in general.
- FIG. 1 is a circuit diagram showing analog buffers of an active matrix type display device according to a first embodiment of the present invention
- FIG. 2 is a circuit diagram showing analog buffers of an active matrix type display device according to a second embodiment of the invention.
- FIG. 3 is a circuit diagram showing analog buffers of an active matrix type display device according to a third embodiment of the invention.
- FIG. 4 is a circuit diagram showing analog buffers of an active matrix type display device according to a fourth embodiment of the invention.
- FIG. 5 is a circuit diagram showing analog buffers of an active matrix type display device according to a fifth embodiment of the invention.
- FIGS. 6A and 6B are circuit diagrams showing examples of analog buffers used in a conventional active matrix type display device
- FIGS. 7A and 7B schematically illustrate laser light illumination in a conventional analog buffer manufacturing step
- FIG. 8 is a graph showing a relationship between the threshold voltage V th of thin-film transistors used in the conventional analog buffers and the laser light illumination position X in a thin-film transistor manufacturing process;
- FIG. 9 schematically shows the conventional active matrix type display device
- FIGS. 10 A- 10 F shows a manufacturing process of a complementary inverter circuit
- FIG. 11 is a graph showing an application voltage vs. transmittance characteristic of a normally-white liquid crystal device.
- a complementary inverter circuit will be described by way of embodiment.
- a silicon dioxide film of 1,000-3,000 ⁇ in thickness was formed as an undercoat oxide film on a glass substrate (low-alkali glass, quartz glass, or the like; for instance Corning 7059) by sputtering in an oxygen atmosphere.
- a film obtained by decomposing and depositing TEOS by plasma CVD may be used.
- an amorphous silicon film was deposited at a thickness of 300-5,000 ⁇ , preferably 500-1,000 ⁇ by plasma CVD or LPCVD, and crystallized by being left in a reducing atmosphere of 550° C. to 600° C. for 4-48 hours.
- the degree of crystallization was increased by performing laser light illumination (wavelength: 308 or 248 nm) after the above step.
- the silicon film thus crystallized was patterned into island-like regions 1 and 2 .
- a silicon dioxide film 3 of 700-1,500 ⁇ in thickness was formed thereon by sputtering.
- a film of aluminum (containing Si of 1 wt % or Sc of 0.1-0.3 wt %) of 1,000 ⁇ to 3 ⁇ m was formed by electron beam evaporation or sputtering.
- a photoresist (for instance, OFPR800/30cp produced by Tokyo Ohka Kogyo Co., Ltd.) was then formed by spin coating. Formation of an aluminum oxide film of 100-1,000 ⁇ in thickness by anodic oxidation before the formation of the photoresist was effective in providing good adhesiveness with the photoresist and in forming a porous anodic oxide film only on the side faces in a subsequent anodic oxidation step by suppressing a leak current from the photoresist.
- the photoresist and the aluminum film were patterned, i.e., etched together to form gate electrodes 4 and 5 and mask films 6 and 7 (see FIG. 10A).
- Anodic oxidation was performed on the resulting structure by supplying it with a current in an electrolyte, to form anodic oxide films 8 and 9 of 3,000-6,000 ⁇ , for instance, 5,000 ⁇ in thickness.
- the anodic oxidation may be performed such that a 3% to 20% acid aqueous solution of citric acid, oxalic acid, phosphoric acid, chromic acid, sulfuric acid, or the like is used and a constant voltage of 10-30 V is applied to the gate electrodes.
- the anodic oxidation was performed for 20-40 minutes in oxalic acid of 30° C. by applying a voltage of 10 V.
- the thickness of the anodic oxide films 8 and 9 was controlled by the anodic oxidation time (see FIG. 10B).
- the gate electrodes 4 and 5 were again supplied with a current in an electrolyte.
- An ethylene glycol solution containing tartaric acid, boric acid and nitric acid (3% to 10% in total) was used this time.
- a superior oxide film was obtained when the temperature of the solution was about 10 C, i.e., lower than the room temperature.
- barrier type anodic oxide films 10 and 11 were formed on the top and side faces of the gate electrodes 4 and 5 .
- the thickness of the anodic oxide films 10 and 11 was proportional to the application voltage. For instance, a 2,000- ⁇ -thick anodic oxide film was formed with an application voltage of 150 V.
- the thickness of the anodic oxide films 10 and 11 was determined by a necessary offset. It is preferred that the thickness be less than 3,000 ⁇ , because a high voltage of more than 250 V is needed to produce an anodic oxide film thicker than 3,000 ⁇ and will cause adverse effects on characteristics of the thin-film transistors. In this embodiment, the voltage was increased to 80-150 V, and a proper voltage was selected depending on a necessary thickness of the anodic oxide films 10 and 11 .
- barrier-type anodic oxide films 10 and 11 were formed between the porous anodic oxide films 8 and 9 and the gate electrodes 4 and 5 rather than outside the porous anodic oxide films 8 and 9 , though the step of forming the barrier-type anodic oxide films 10 and 11 was performed later.
- the insulating film 3 was etched by dry etching (or wet etching).
- the etching depth may be determined arbitrarily; that is, the etching may be performed until the underlying active layers 1 and 2 are exposed, or may stopped halfway. In terms of the productivity, yield and uniformness, it is desirable that the etching be performed until reaching the active layers 1 and 2 .
- insulating films 12 and 13 having the original thickness are left in the portions of the insulating film (gate insulating film 3 ) covered with the anodic oxide films 8 and 9 or the gate electrodes 4 and 5 (see FIG. 10C).
- the anodic oxide films 8 and 9 were removed.
- the etchant be a phosphoric acid type solution, for instance, a mixed acid of phosphoric acid, acetic acid and nitric acid.
- a phosphoric acid type etchant With a phosphoric acid type etchant, the porous anodic oxide films 8 and 9 are etched at a rate that is more than 10 times faster than the barrier-type anodic oxide films 10 and 11 . Therefore, substantially the barrier-type anodic oxide films 10 and 11 are not etched with a phosphoric acid type etchant. Thus, the gate electrodes inside the barrier-type anodic oxide films were protected.
- Sources and drains were formed by implanting accelerated N-type or P-type impurity ions into the active layers 1 and 2 of the above structure. More specifically, first, with the left-hand thin-film transistor region covered with a mask 14 , phosphorus ions of relatively low speed (typical acceleration voltage: 5-30 kV) were introduced by ion doping. In this embodiment, the acceleration voltage was set at 20 kV. Phosphine (PH 3 ) was used as a doping gas. The dose was 5 ⁇ 10 14 to 5 ⁇ 10 15 cm ⁇ 2 .
- phosphorus ions cannot penetrate the insulating film 13 , they were implanted into only the portions of the active region 2 whose surfaces were exposed, to form a drain 15 and a source 16 of the N-channel thin-film transistor (see FIG. 10D).
- phosphorus ions of relatively high speed (typical acceleration voltage: 60-120 kV) were introduced also by ion doping.
- the acceleration voltage was 90 kV
- the dose was 1 ⁇ 10 13 to 5 ⁇ 10 14 cm ⁇ 2 .
- phosphorus ions penetrate the insulating film 13 to reach the underlying portions.
- low-concentration N-channel regions 17 and 18 were formed (see FIG. 10E).
- the mask 14 was removed.
- a source 19 , a drain 20 , and low-concentration P-type regions 21 and 22 were formed in the P-channel thin-film transistor region with the N-channel thin-film transistor region masked this time.
- Impurity ions introduced into the active regions 1 and 2 were activated by illumination with KrF excimer laser light (wavelength: 248 nm; pulse width: 20 nsec).
- a silicon dioxide film of 3,000-6,000 ⁇ in thickness was formed over the entire surface as an interlayer insulating film 23 by CVD. After contact holes for the sources and drains of the thin-film transistors were formed, aluminum wiring lines and electrodes 24 - 26 were formed. Further, hydrogen annealing was performed at 200° C. to 400° C. Thus, a complementary inverter circuit using the thin-film transistors was completed (see FIG. 10F).
- FIG. 1 shows a first embodiment of the invention.
- source followers are arranged at a pitch d, and the laser light illumination width L is equal to 3d.
- Two source followers are connected to each other in parallel. Representing a source follower matrix by (l, m), the laser light is first applied to source followers (p, q), (p+1, q), (p+2, q),(p, q+1), (p+1, q+1), and (p+2, q+1).
- the laser light is then moved so as to illuminate source followers (p+2, q), (p+3, q), (p+4, q), (p+2, q+1), (p+3, q+1), and (p+4, q+1).
- source followers p+2, q
- the substrate mounted on a X-Y table is moved and then the second irradiation is carried out.
- the source followers (p, q), (p, q+1), (p+2, q), (p+2, q+1), (p+4, q), (p+4, q+1), (p+6, q) and (p+6, q+1) are illuminated twice with the laser light.
- they have the threshold voltage V thL in view of FIG. 8.
- the source followers (p+1, q), (p+1, q+1), (p+3, q), (p+3, q+1), (p+5, q), and (p+5, q+1) are illuminated only once with the laser light. Thus, they have the threshold voltage V thH .
- the characteristics of the source followers are averaged, so that variations in the characteristics caused by the laser illumination can be reduced.
- one source follower has a higher crystallinity TFT while the other one has a lower crystallinity TFT.
- FIG. 2 shows a second embodiment of the invention.
- source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d.
- Three source followers are connected together in parallel.
- the laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1), (p+3, q+1), (p. q+2), (p+1, q+2), (p+2, q+2) and (p+3, q+2).
- the laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1), (p+6, q+1), (p+3, q+2), (p+4, q+2), (p+5, q+2) and (p+6, q+2).
- FIG. 3 shows a third embodiment of the invention.
- source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d.
- Two source followers are connected in parallel to form one analog buffer where one source follower of an adjacent buffer is located between the two.
- the laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1) and (p+3, q+1).
- the laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1) and (p+6, q+1).
- FIG. 4 shows a fourth embodiment of the invention.
- source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d.
- Two source followers that are located in an oblique direction are connected to each other in parallel.
- the laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1) and (p+3, q+ 1).
- the laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1) and (p+6, q+1).
- the characteristics of the source followers are averaged, so that variations in the characteristics caused by the laser illumination can be reduced.
- FIG. 5 shows a fifth embodiment of the invention.
- source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d.
- Three source followers located in an oblique direction are connected together in parallel.
- the laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1), (p+3, q+1), (p. q+2), (p+1, q+2), (p+2, q+2) and (p+3, q+2).
- the laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1), (p+6, q+1), (p+3, q+2), (p+4, q+2), (p+5, q+2) and (p+6, q+2).
- the invention can suppress a variation of the threshold voltage V th due to overlapping of laser light illumination areas, to thereby reduce display unevenness of pixels.
Abstract
A data holding control signal for each data line is supplied to a plurality of source followers that are connected together in parallel. The parallel-connected source followers are a combination of at least one first follower that is illuminated with laser light only once and at least one second follower that is illuminated twice. A width of the laser light illumination for crystallization is equal to a pitch of the source followers multiplied by an integer that is not less than 3.
Description
- The present invention relates to a drive circuit of an active matrix type display device which is composed of thin-film transistors. In particular, the invention relates to a drive circuit of an active matrix type display device in which source followers are used as analog buffers and variations of their characteristics are suppressed.
- The active matrix type display device is a display device in which pixels are arranged at intersections of a matrix with every pixel associated with a switching element, and image information is controlled by turning on/off of the switching elements. This type of display device uses, as a display medium, a liquid crystal, plasma, or some other material or state whose optical characteristic (reflectance, refractive index, transmittance, luminous intensity, or the like) can be varied electrically. In the present invention, specifically a field-effect transistor (three-terminal element) having the gate, source and drain is used as the switching element.
- In the following description of the invention, a row of a matrix means a structure in which a signal line (gate line) that is disposed parallel with the row concerned is connected to the gate electrodes of transistors of the row concerned. A column means a structure in which a signal line (source line) that is disposed parallel with the column concerned is connected to the source (or drain) electrodes of transistors of the column concerned. A circuit for driving the gate lines is called a gate drive circuit, and a circuit for driving the source lines is called a source drive circuit.
- In the gate drive circuit, stages of a shift register corresponding to the number of gate lines in the vertical direction are arranged linearly and interconnected in series to generate signals of vertical scanning timings of the active matrix type display device. In this manner, the thin-film transistors of the active matrix type display device are switched by means of the gate drive circuit.
- In the source drive circuit, stages of a shift register corresponding to the number of source lines in the horizontal direction are arranged linearly and interconnected in series to generate horizontal image data of display image data of the active matrix display device. Analog switches are turned on/off by latch pulses that are synchronized with horizontal scanning signals. In this manner, currents are supplied to the thin-film transistors of the active matrix type display device by means of the source drive circuit, to control orientations of liquid crystal cells.
- FIG. 9 schematically shows a conventional active matrix type display device. There are two kinds of polycrystalline silicon thin-film transistor manufacturing processes: a high-temperature process and a low-temperature process. In the high-temperature process, polycrystalline silicon is deposited on an insulating film that is formed on a quartz substrate, and a thermally oxidized SiO2 is formed as a gate insulating film. Thereafter, gate electrodes are formed, N-type or P-type ions are implanted, and source and drain electrodes are formed. Thus, polycrystalline silicon thin-film transistors are manufactured.
- In the low-temperature process, silicon is crystallized by two kinds of methods: solid-phase growth and laser annealing. In the solid-phase growth, a polycrystalline silicon film is obtained by subjecting an amorphous silicon film on an insulating film that is formed on a glass substrate to a heat treatment of 600° C. and 20 hours, for example. In the laser annealing, a polycrystalline silicon film is obtained by applying laser light to amorphous silicon on a glass substrate surface to thereby heat-treat only the film surface portion at a high temperature.
- In general, crystalline films are obtained by using one or both of the above two methods.
- An SiO2 film is then formed as a gate insulating film by plasma CVD. Thereafter, gate electrodes are formed, N-type or P-type ions are implanted, and source and drain electrodes are formed. Thus, polycrystalline silicon thin-film transistors are manufactured.
- The source drive circuit is a circuit for supplying image data to an active matrix panel of the active matrix type display device by scanning it vertically, and is composed of a shift register, analog switches that are thin-film transistors, analog memories that are capacitors, and analog buffers formed of thin-film transistors.
- The analog buffer is needed because the analog memory cannot directly drive the thin-film transistors of the active matrix type display device due to a large load capacitance of the source line.
- The thin-film transistor of the analog buffer has a source follower configuration. As shown in FIGS. 6A and 6B, a single thin-film transistor is provided for each data holding control signal line, and the thin-film transistors are so manufactured as to be arranged at regular intervals.
- FIG. 6A shows an example of using N-channel thin-film transistors. Alternatively, P-channel thin-film transistors (see FIG. 6b) or both types of transistors may be used.
- The analog buffers that constitute the source drive circuit of the conventional active matrix type display device have the following problem.
- Each analog buffer has the single thin-film transistor that has a source follower configuration. When laser annealing is employed as a means for crystallization as described above in the thin-film transistor manufacturing process, a silicon film on a glass substrate is irradiated with band-like laser light of a width L while being scanned with it in the X-axis direction, i.e., horizontally (see FIG. 7A) to crystallize silicon, because there exists no such large-diameter laser device as can irradiate a large-size substrate at one time.
- When the illumination is effected while the laser light is moved in the X-direction at a constant length at a time, there occurs an overlap of illumination. Since the width L of the band-like laser light does not necessarily coincide with a pitch d (see FIG. 7B) of the source follower, the illumination laser light quantity varies depending on the position on the silicon film in the laser crystallization step.
- Therefore, a positional variation, i.e., variations in characteristics occur in thin-film transistors that are produced from the above silicon film, and the threshold voltage Vth varies from one thin-film transistor to another in the range of VthL to VthH depending on the position X on the X-axis (see FIG. 8). The threshold voltage Vth has a small value at a position where laser beams overlap with each other, and has a large value where they do not. As a result, there occurs a variation in magnitude of output voltages of the source followers, which directly results in a variation of application voltages to the liquid crystal device.
- FIG. 11 shows an application voltage vs. transmittance characteristic of a normally-white liquid crystal device. It is understood that a variation ΔVth of the threshold voltage Vth causes a corresponding variation of the transmittance, which is reflected in a displayed image.
- As described above, the output voltages of the source drive circuit undesirably vary depending on positions thereof, resulting in display unevenness of pixels of the active matrix type display device.
- An object of the present invention is to reduce display unevenness of pixels in an active matrix type display device.
- In contrast to the conventional device in which a single analog buffer is provided for a data holding control signal for each data line, the present invention is characterized in that a data holding control signal is connected with a plurality of source followers that are connected together in parallel. Further, in accordance with a preferred embodiment of the present invention, the parallel-connected source followers are a combination of at least one source follower that is irradiated with laser light and at least one source follower that is irradiated twice for crystallization.
- A width L of the laser light illumination for crystallization is preferably larger than a pitch d of the source followers, and is equal to the pitch d multiplied by an integer n that is not less than3. Further, the invention is characterized in that 2 to n−1 source followers are connected together in parallel. A variation of the threshold voltage of thin-film transistors can be suppressed by combining source followers that are illuminated at different numbers of times.
- Although the pitch of the source followers and the width of laser light illumination have been mentioned above, the term “pitch of the source followers” may be replaced by another term “pitch of pixels” because they are equal to each other in general.
- FIG. 1 is a circuit diagram showing analog buffers of an active matrix type display device according to a first embodiment of the present invention;
- FIG. 2 is a circuit diagram showing analog buffers of an active matrix type display device according to a second embodiment of the invention;
- FIG. 3 is a circuit diagram showing analog buffers of an active matrix type display device according to a third embodiment of the invention;
- FIG. 4 is a circuit diagram showing analog buffers of an active matrix type display device according to a fourth embodiment of the invention;
- FIG. 5 is a circuit diagram showing analog buffers of an active matrix type display device according to a fifth embodiment of the invention;
- FIGS. 6A and 6B are circuit diagrams showing examples of analog buffers used in a conventional active matrix type display device;
- FIGS. 7A and 7B schematically illustrate laser light illumination in a conventional analog buffer manufacturing step;
- FIG. 8 is a graph showing a relationship between the threshold voltage Vth of thin-film transistors used in the conventional analog buffers and the laser light illumination position X in a thin-film transistor manufacturing process;
- FIG. 9 schematically shows the conventional active matrix type display device;
- FIGS.10A-10F shows a manufacturing process of a complementary inverter circuit; and
- FIG. 11 is a graph showing an application voltage vs. transmittance characteristic of a normally-white liquid crystal device.
- First, referring to FIG. 10A-10F, a description will be made with respect to a manufacturing process of thin-film transistors used in the present invention.
- A complementary inverter circuit will be described by way of embodiment. A silicon dioxide film of 1,000-3,000 Å in thickness was formed as an undercoat oxide film on a glass substrate (low-alkali glass, quartz glass, or the like; for instance Corning 7059) by sputtering in an oxygen atmosphere. To improve the productivity, there may be used a film obtained by decomposing and depositing TEOS by plasma CVD.
- Then, an amorphous silicon film was deposited at a thickness of 300-5,000 Å, preferably 500-1,000 Å by plasma CVD or LPCVD, and crystallized by being left in a reducing atmosphere of 550° C. to 600° C. for 4-48 hours. The degree of crystallization was increased by performing laser light illumination (wavelength: 308 or 248 nm) after the above step. The silicon film thus crystallized was patterned into island-
like regions silicon dioxide film 3 of 700-1,500 Å in thickness was formed thereon by sputtering. - Subsequently, a film of aluminum (containing Si of 1 wt % or Sc of 0.1-0.3 wt %) of 1,000 Å to 3 μm was formed by electron beam evaporation or sputtering. A photoresist (for instance, OFPR800/30cp produced by Tokyo Ohka Kogyo Co., Ltd.) was then formed by spin coating. Formation of an aluminum oxide film of 100-1,000 Å in thickness by anodic oxidation before the formation of the photoresist was effective in providing good adhesiveness with the photoresist and in forming a porous anodic oxide film only on the side faces in a subsequent anodic oxidation step by suppressing a leak current from the photoresist. The photoresist and the aluminum film were patterned, i.e., etched together to form
gate electrodes mask films 6 and 7 (see FIG. 10A). - Anodic oxidation was performed on the resulting structure by supplying it with a current in an electrolyte, to form
anodic oxide films anodic oxide films - After removing the
mask films gate electrodes anodic oxide films gate electrodes anodic oxide films anodic oxide films anodic oxide films - It should be noted that the barrier-type
anodic oxide films anodic oxide films gate electrodes anodic oxide films anodic oxide films - Then, the insulating
film 3 was etched by dry etching (or wet etching). The etching depth may be determined arbitrarily; that is, the etching may be performed until the underlyingactive layers active layers films anodic oxide films gate electrodes 4 and 5 (see FIG. 10C). - Then, the
anodic oxide films anodic oxide films anodic oxide films anodic oxide films - Sources and drains were formed by implanting accelerated N-type or P-type impurity ions into the
active layers mask 14, phosphorus ions of relatively low speed (typical acceleration voltage: 5-30 kV) were introduced by ion doping. In this embodiment, the acceleration voltage was set at 20 kV. Phosphine (PH3) was used as a doping gas. The dose was 5×1014 to 5×1015 cm−2. In this step, phosphorus ions cannot penetrate the insulatingfilm 13, they were implanted into only the portions of theactive region 2 whose surfaces were exposed, to form adrain 15 and asource 16 of the N-channel thin-film transistor (see FIG. 10D). - Subsequently, phosphorus ions of relatively high speed (typical acceleration voltage: 60-120 kV) were introduced also by ion doping. In this embodiment, the acceleration voltage was90 kV, and the dose was 1×1013 to 5×1014 cm −2. In this step, phosphorus ions penetrate the insulating
film 13 to reach the underlying portions. However, due to the small dose, low-concentration N-channel regions - After completion of the phosphorus doping, the
mask 14 was removed. In a manner similar to the above, asource 19, adrain 20, and low-concentration P-type regions active regions - Finally, a silicon dioxide film of 3,000-6,000 Å in thickness was formed over the entire surface as an
interlayer insulating film 23 by CVD. After contact holes for the sources and drains of the thin-film transistors were formed, aluminum wiring lines and electrodes 24-26 were formed. Further, hydrogen annealing was performed at 200° C. to 400° C. Thus, a complementary inverter circuit using the thin-film transistors was completed (see FIG. 10F). - Although the above description is directed to the inverter circuit, other circuits can be manufactured in similar manners. Further, although the above description is directed to the coplanar thin-film transistors, it can be applied to other types of thin-film transistors such as inverse-stagger type ones.
- Embodiments of the invention will be described below.
- FIG. 1 shows a first embodiment of the invention. In this embodiment, source followers are arranged at a pitch d, and the laser light illumination width L is equal to 3d. Two source followers are connected to each other in parallel. Representing a source follower matrix by (l, m), the laser light is first applied to source followers (p, q), (p+1, q), (p+2, q),(p, q+1), (p+1, q+1), and (p+2, q+1).
- The laser light is then moved so as to illuminate source followers (p+2, q), (p+3, q), (p+4, q), (p+2, q+1), (p+3, q+1), and (p+4, q+1). Actually, after the first laser irradiation, the substrate mounted on a X-Y table is moved and then the second irradiation is carried out.
- Further, a next laser irradiation is carried out onto the source followers (p+4, q), (P+5, q), (p+6, q), (p+4, q+1), (P+5, q+1), and (p+6, q+1).
- In the above manner, the source followers (p, q), (p, q+1), (p+2, q), (p+2, q+1), (p+4, q), (p+4, q+1), (p+6, q) and (p+6, q+1) are illuminated twice with the laser light. Thus, they have the threshold voltage VthL in view of FIG. 8.
- On the other hand, the source followers (p+1, q), (p+1, q+1), (p+3, q), (p+3, q+1), (p+5, q), and (p+5, q+1) are illuminated only once with the laser light. Thus, they have the threshold voltage VthH.
- By connecting to each other in parallel the source followers (p, q) and (p+1, q), the source followers (p+2, q) and (p+3, q), the source followers (p+4, q) and (p+5, q), the source followers (p+1, q+1) and (p+2, q+1), and the source followers (p+3, q+1) and (p+4, q+1) as shown in FIG. 1, the characteristics of the source followers are averaged, so that variations in the characteristics caused by the laser illumination can be reduced. In other words, in each combined source followers, one source follower has a higher crystallinity TFT while the other one has a lower crystallinity TFT.
- FIG. 2 shows a second embodiment of the invention. In this embodiment, source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d. Three source followers are connected together in parallel.
- The laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1), (p+3, q+1), (p. q+2), (p+1, q+2), (p+2, q+2) and (p+3, q+2).
- The laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1), (p+6, q+1), (p+3, q+2), (p+4, q+2), (p+5, q+2) and (p+6, q+2).
- Since the source followers (p, q), (p, q+1), (p, q+2), (p+3, q), (p+3, q+1), (p+3, q+2), (p+6, q), (p+6, q+1) and (p+6, q+2) are illuminated twice with the laser light, they have the threshold voltage VthL (see FIG. 8).
- Since the source followers (p+1, q), (p+2, q), (p+1, q+1), (p+2, q+1), (p+1, q+2), (p+2, q+2), (p+4, q), (p+5, q), (p+4, q+1), (p+5, q+1), (p+4, q+2) and (p+5, q+2) are illuminated only once with the laser light, they have the threshold voltage VthH (see FIG. 8).
- By connecting together in parallel the source followers (p, q), (p+1, q) and (p+2, q), the source followers (p+3, q), (p+4, q) and (p+5, q), the source followers (p+1, q+1), (p+2, q+1) and (p+3, q+1), the source followers (p+4, q+1), (p+5, q+1) and (p+6, q+1), and the source followers (p+2, q+2), (p+3, q+2) and (p+4, q+2), respectively, as shown in FIG. 2, one of the three source followers of each combination is illuminated twice with the laser light and the other two source followers are illuminated only once. By combining the source followers in the above manner, the source followers of every set are made uniform, so that variations in the characteristics caused by the laser illumination can be eliminated.
- FIG. 3 shows a third embodiment of the invention. In this embodiment, source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d. Two source followers are connected in parallel to form one analog buffer where one source follower of an adjacent buffer is located between the two.
- The laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1) and (p+3, q+1).
- The laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1) and (p+6, q+1).
- Since the source followers (p, q), (p, q+1), (p+3, q), (p+3, q+1), (p+6, q) and (p+6, q+1) are illuminated twice with the laser light, they have the threshold voltage VthL (see FIG. 8).
- Since the source followers (p+1, q), (p+2, q), (p+1, q+1), (p+2, q+1), (p+4, q), (p+5, q), (p+4, q+1) and (p+5, q+1) are illuminated only once with the laser light, they have the threshold voltage VthH (see FIG. 8).
- By connecting to each other in parallel the source followers (p, q) and (p+2, q), the source followers (p+1, q) and (p+3, q), the source followers (p+4, q) and (p+6, q), the source followers (p, q+1) and (p+2, q+1), the source followers (p+1, q+1) and (p+3, q+1), and the source followers (p+4, q+1) and (p+6, q+1) as shown in FIG. 3, one of the two source followers of each combination is illuminated twice with the laser light and the other source follower is illuminated only once. By combining the source followers in the above manner, the source followers of every set are made uniform, so that variations in the characteristics caused by the laser illumination can be eliminated.
- FIG. 4 shows a fourth embodiment of the invention. In this embodiment, source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d. Two source followers that are located in an oblique direction are connected to each other in parallel.
- The laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1) and (p+3, q+1).
- The laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1) and (p+6, q+1).
- By connecting to each other in parallel the source followers (p, q) and (p+1, q+1), the source followers (p+1, q) and (p+2, q+1), the source followers (p+2, q) and (p+3, q+1), the source followers (p+3, q) and (p+4, q+1), the source followers (p+4, q) and (p+5, q+1), and the source followers (p+5, q) and (p+6, q+1) as shown in FIG. 4, the characteristics of the source followers are averaged, so that variations in the characteristics caused by the laser illumination can be reduced.
- FIG. 5 shows a fifth embodiment of the invention. In this embodiment, source followers are arranged at a pitch d, and the laser light illumination width L is equal to 4d. Three source followers located in an oblique direction are connected together in parallel.
- The laser light is first applied to source followers (p, q), (p+1, q), (p+2, q), (p+3, q), (p, q+1), (p+1, q+1), (p+2, q+1), (p+3, q+1), (p. q+2), (p+1, q+2), (p+2, q+2) and (p+3, q+2).
- The laser light is then moved so as to illuminate source followers (p+3, q), (p+4, q), (p+5, q), (p+6, q), (p+3, q+1), (p+4, q+1), (p+5, q+1), (p+6, q+1), (p+3, q+2), (p+4, q+2), (p+5, q+2) and (p+6, q+2).
- Since the source followers (p, q), (p, q+1), (p, q+2), (p+3, q), (p+3, q+1), (p+3, q+2), (p+6, q), (p+6, q+1) and (p+6, q+2) are illuminated twice with the laser light, they have the threshold voltage VthL (see FIG. 8).
- Since the source followers (p+1, q), (p+2, q), (p+1, q+1), (p+2, q+1), (p+1, q+2), (p+2, q+2), (p+4, q), (p+5, q), (p+4, q+1), (p+5, q+1), (p+4, q+2) and (p+5, q+2) are illuminated only once with the laser light, they have the threshold voltage VthH (see FIG. 8).
- By connecting together in parallel the source followers (p, q), (p+1, q+1) and (p+2, q+2), the source followers (p+1, q), (p+2, q+1) and (p+3, q+2), the source followers (p+2, q), (p+3, q+1) and (p+4, q+2), the source followers (p+3, q), (p+4, q+1) and (p+5, q+2), and the source followers (p+4, q ), (p+5, q+1) and (p+6, q+2) as shown in FIG. 5, one of the three source followers of each combination is illuminated twice with the laser light and the other two source followers are illuminated only once. By combining the source followers in the above manner, the source followers of every set are made uniform, so that variations in the characteristics caused by the laser illumination can be eliminated.
- As described above, by connecting in parallel the source followers that use thin-film transistors, the invention can suppress a variation of the threshold voltage Vth due to overlapping of laser light illumination areas, to thereby reduce display unevenness of pixels.
- While preferred embodiments of the present invention has been described, it is to be understood that the present invention should not be limited to those specific embodiments. Various modifications may be made by those ordinary skilled in the art. For example, it is possible to replace the source followers with other elements having an equivalent function, for example, op amp.
Claims (16)
1. A drive circuit of an active matrix type display device, comprising:
analog switches;
analog memories each including a capacitor; and
analog buffers each including a plurality of source followers connected together in parallel, each of the source followers having a thin-film transistor.
2. The drive circuit according to , wherein a manufacturing process of the drive circuit includes a laser crystallization step.
claim 1
3. The drive circuit according to , wherein a relationship L=nd holds, where d is a pitch of the source followers, L is a width of laser light illumination, and n is a natural number not less than 3.
claim 2
4. The drive circuit according to , wherein 2 to n−1 source followers that are arranged parallel with a direction of progress of the laser light illumination are connected together in parallel.
claim 3
5. The drive circuit according to , wherein n−1 source followers are connected together in parallel, and only one of the n−1 source followers is illuminated with laser light at a number of times that is different from a number of times at which the other source followers are illuminated with laser light.
claim 3
6. The drive circuit according to , wherein the source followers connected together in parallel are a combination of source followers that are illuminated with laser light at different numbers of times.
claim 4
7. The drive circuit according to , wherein source followers are arranged in a matrix of l rows and m columns, and source followers (p, q), (p+1, q+1), . . . (p+u, q+v) are connected together in parallel, where natural numbers p, q, u and v satisfy relationships 1<p<l, 1<q<m, 0<u <l−1, and 0<v<m−1.
claim 3
8. An active matrix device comprising:
a plurality of active matrix elements arranged in a matrix form on a substrate;
a plurality of data lines for supplying video signal to said active matrix elements, each of said data lines provided with an analog buffer; and
a plurality of gate lines for scanning said active matrix elements, wherein said analog buffer comprises at least two source followers connected in parallel with each other.
9. The active matrix device of wherein at least one of said source followers has a threshold voltage which is higher than a threshold voltage of the remainder of said source followers.
claim 8
10. A manufacturing method of an active matrix type display device comprising analog switches, analog memories each including a capacitor, and analog buffers each including thin-film transistors, wherein said manufacturing method includes a laser crystallization step, and a width L of laser light illumination is equal to nd, where n is an integer and d is a width of each of the analog buffers.
11. The manufacturing method according to , wherein a length of an overlap of the laser light illumination is an integer multiple of d.
claim 10
12. The manufacturing method according to , wherein a wavelength of the laser light illumination is 308 nm or 248 nm.
claim 10
13. The manufacturing method according to , wherein before the laser light illumination a silicon film is a film that was crystallized by solid-phase growth.
claim 12
14. The manufacturing method according to , wherein before the laser light illumination a silicon film is a non-crystallized film.
claim 12
15. The method of wherein said laser light has a line shaped.
claim 10
16. The method of wherein said laser light is an excimer laser light.
claim 10
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/974,163 US20010011970A1 (en) | 1994-04-22 | 1997-11-19 | Drive circuit of active matrix type display device and manufacturing method thereor |
US09/902,622 US7027022B2 (en) | 1994-04-22 | 2001-07-12 | Drive circuit of active matrix type display device having buffer with parallel connected elemental circuits and manufacturing method thereof |
US10/373,722 US7015057B2 (en) | 1994-04-22 | 2003-02-27 | Method of manufacturing a drive circuit of active matrix device |
US11/398,601 US7459355B2 (en) | 1994-04-22 | 2006-04-06 | Drive circuit of active matrix device and manufacturing method thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6-107573 | 1994-04-22 | ||
JP10757394 | 1994-04-22 | ||
US42144095A | 1995-04-13 | 1995-04-13 | |
US08/974,163 US20010011970A1 (en) | 1994-04-22 | 1997-11-19 | Drive circuit of active matrix type display device and manufacturing method thereor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US42144095A Division | 1994-04-22 | 1995-04-13 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/902,622 Continuation US7027022B2 (en) | 1994-04-22 | 2001-07-12 | Drive circuit of active matrix type display device having buffer with parallel connected elemental circuits and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010011970A1 true US20010011970A1 (en) | 2001-08-09 |
Family
ID=14462606
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/974,163 Abandoned US20010011970A1 (en) | 1994-04-22 | 1997-11-19 | Drive circuit of active matrix type display device and manufacturing method thereor |
US08/974,162 Expired - Lifetime US6057183A (en) | 1994-04-22 | 1997-11-19 | Manufacturing method of drive circuit of active matrix device |
US09/902,622 Expired - Fee Related US7027022B2 (en) | 1994-04-22 | 2001-07-12 | Drive circuit of active matrix type display device having buffer with parallel connected elemental circuits and manufacturing method thereof |
US10/373,722 Expired - Fee Related US7015057B2 (en) | 1994-04-22 | 2003-02-27 | Method of manufacturing a drive circuit of active matrix device |
US11/398,601 Expired - Fee Related US7459355B2 (en) | 1994-04-22 | 2006-04-06 | Drive circuit of active matrix device and manufacturing method thereof |
Family Applications After (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/974,162 Expired - Lifetime US6057183A (en) | 1994-04-22 | 1997-11-19 | Manufacturing method of drive circuit of active matrix device |
US09/902,622 Expired - Fee Related US7027022B2 (en) | 1994-04-22 | 2001-07-12 | Drive circuit of active matrix type display device having buffer with parallel connected elemental circuits and manufacturing method thereof |
US10/373,722 Expired - Fee Related US7015057B2 (en) | 1994-04-22 | 2003-02-27 | Method of manufacturing a drive circuit of active matrix device |
US11/398,601 Expired - Fee Related US7459355B2 (en) | 1994-04-22 | 2006-04-06 | Drive circuit of active matrix device and manufacturing method thereof |
Country Status (4)
Country | Link |
---|---|
US (5) | US20010011970A1 (en) |
KR (2) | KR100297866B1 (en) |
CN (5) | CN1917187B (en) |
TW (1) | TW280037B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030230750A1 (en) * | 2001-12-28 | 2003-12-18 | Jun Koyama | Display device and electronic device using the same |
US20090121980A1 (en) * | 2006-06-30 | 2009-05-14 | Canon Kabushiki Kaisha | Display apparatus and information processing apparatus using the same |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW280037B (en) * | 1994-04-22 | 1996-07-01 | Handotai Energy Kenkyusho Kk | Drive circuit of active matrix type display device and manufacturing method |
JP3897826B2 (en) * | 1994-08-19 | 2007-03-28 | 株式会社半導体エネルギー研究所 | Active matrix display device |
JPH0869967A (en) * | 1994-08-26 | 1996-03-12 | Semiconductor Energy Lab Co Ltd | Manufacturing method of semiconductor device |
JPH09321310A (en) | 1996-05-31 | 1997-12-12 | Sanyo Electric Co Ltd | Manufacture of semiconductor device |
JPH1187720A (en) * | 1997-09-08 | 1999-03-30 | Sanyo Electric Co Ltd | Semiconductor device and liquid crystal display device |
JPH1184418A (en) * | 1997-09-08 | 1999-03-26 | Sanyo Electric Co Ltd | Display device |
TW408246B (en) * | 1997-09-12 | 2000-10-11 | Sanyo Electric Co | Semiconductor device and display device having laser-annealed semiconductor element |
JPH11214700A (en) | 1998-01-23 | 1999-08-06 | Semiconductor Energy Lab Co Ltd | Semiconductor display device |
JP3524759B2 (en) | 1998-03-26 | 2004-05-10 | 三洋電機株式会社 | Display device driver circuit |
JPH11338439A (en) | 1998-03-27 | 1999-12-10 | Semiconductor Energy Lab Co Ltd | Driving circuit of semiconductor display device and semiconductor display device |
JP3844613B2 (en) | 1998-04-28 | 2006-11-15 | 株式会社半導体エネルギー研究所 | Thin film transistor circuit and display device using the same |
JP4497596B2 (en) | 1999-09-30 | 2010-07-07 | 三洋電機株式会社 | Thin film transistor and display device |
US6602765B2 (en) * | 2000-06-12 | 2003-08-05 | Seiko Epson Corporation | Fabrication method of thin-film semiconductor device |
US6831299B2 (en) | 2000-11-09 | 2004-12-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US6777885B2 (en) * | 2001-10-12 | 2004-08-17 | Semiconductor Energy Laboratory Co., Ltd. | Drive circuit, display device using the drive circuit and electronic apparatus using the display device |
JP3923341B2 (en) | 2002-03-06 | 2007-05-30 | 株式会社半導体エネルギー研究所 | Semiconductor integrated circuit and driving method thereof |
US6930328B2 (en) * | 2002-04-11 | 2005-08-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
KR100848098B1 (en) * | 2002-06-24 | 2008-07-24 | 삼성전자주식회사 | A thin film transistor array panel and a fabricating method thereof |
AU2003289447A1 (en) | 2003-01-17 | 2004-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Power supply circuit, signal line drive circuit, its drive method, and light-emitting device |
JP4531343B2 (en) | 2003-03-26 | 2010-08-25 | 株式会社半導体エネルギー研究所 | Driving circuit |
US7081774B2 (en) * | 2003-07-30 | 2006-07-25 | Semiconductor Energy Laboratory Co., Ltd. | Circuit having source follower and semiconductor device having the circuit |
US7018468B2 (en) * | 2003-11-13 | 2006-03-28 | Sharp Laboratories Of America, Inc. | Process for long crystal lateral growth in silicon films by UV and IR pulse sequencing |
US8451921B2 (en) * | 2009-10-28 | 2013-05-28 | Qualcomm Incorporated | Method and an apparatus for adaptively learning a sparse impulse response of a continuous channel |
Family Cites Families (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4330363A (en) * | 1980-08-28 | 1982-05-18 | Xerox Corporation | Thermal gradient control for enhanced laser induced crystallization of predefined semiconductor areas |
JPS58127318A (en) * | 1982-01-25 | 1983-07-29 | Nippon Telegr & Teleph Corp <Ntt> | Forming method for single-crystal film on insulating layer |
JPS58162032A (en) | 1982-03-20 | 1983-09-26 | Nippon Telegr & Teleph Corp <Ntt> | Crystalization |
JPS58176929A (en) * | 1982-04-09 | 1983-10-17 | Fujitsu Ltd | Manufacture of semiconductor device |
US4466179A (en) * | 1982-10-19 | 1984-08-21 | Harris Corporation | Method for providing polysilicon thin films of improved uniformity |
JPS59161014A (en) * | 1983-03-03 | 1984-09-11 | Seiko Instr & Electronics Ltd | Crystallization of semiconductor thin film |
JPS59229834A (en) | 1983-06-13 | 1984-12-24 | Hitachi Ltd | Charge transfer device |
JPS61116334A (en) | 1984-11-09 | 1986-06-03 | Seiko Epson Corp | Active matrix panel |
JPS6219855A (en) | 1985-07-19 | 1987-01-28 | Hitachi Ltd | Exposing device |
EP0235819B1 (en) | 1986-03-07 | 1992-06-10 | Iizuka, Kozo | Process for producing single crystal semiconductor layer |
JPH0652712B2 (en) | 1986-03-07 | 1994-07-06 | 工業技術院長 | Semiconductor device |
GB2205191A (en) * | 1987-05-29 | 1988-11-30 | Philips Electronic Associated | Active matrix display system |
JPH01237697A (en) | 1988-03-18 | 1989-09-22 | Hitachi Ltd | Liquid crystal driving circuit |
US4860107A (en) * | 1988-03-28 | 1989-08-22 | Thomson Consumer Electronics, Inc. | Video display driver apparatus |
JPH0242717A (en) * | 1988-08-03 | 1990-02-13 | Hitachi Ltd | Method of applying energy beam |
JP2767858B2 (en) * | 1989-02-09 | 1998-06-18 | ソニー株式会社 | Liquid crystal display device |
US5108964A (en) | 1989-02-15 | 1992-04-28 | Technical Ceramics Laboratories, Inc. | Shaped bodies containing short inorganic fibers or whiskers and methods of forming such bodies |
JPH0738104B2 (en) | 1989-06-07 | 1995-04-26 | 日本電気株式会社 | LCD drive circuit |
US5327290A (en) | 1989-10-13 | 1994-07-05 | Minolta Camera Kabushiki Kaisha | Compact size zoom lens system |
JPH03166589A (en) | 1989-11-27 | 1991-07-18 | Toshiba Micro Electron Kk | Differential amplifier circuit |
US5247375A (en) * | 1990-03-09 | 1993-09-21 | Hitachi, Ltd. | Display device, manufacturing method thereof and display panel |
JPH0470897A (en) * | 1990-07-12 | 1992-03-05 | Nec Corp | Driving circuit of liquid crystal display panel and its driving method |
JP2973492B2 (en) * | 1990-08-22 | 1999-11-08 | ソニー株式会社 | Crystallization method of semiconductor thin film |
JPH04282869A (en) * | 1991-03-11 | 1992-10-07 | G T C:Kk | Manufacturing method of thin film semiconductor device and device for executing this |
JP2587546B2 (en) * | 1991-03-22 | 1997-03-05 | 株式会社ジーティシー | Scanning circuit |
US5365875A (en) * | 1991-03-25 | 1994-11-22 | Fuji Xerox Co., Ltd. | Semiconductor element manufacturing method |
GB9114018D0 (en) * | 1991-06-28 | 1991-08-14 | Philips Electronic Associated | Thin-film transistor manufacture |
JPH0561432A (en) * | 1991-08-29 | 1993-03-12 | Sharp Corp | Liquid crystal driver circuit |
US5589847A (en) * | 1991-09-23 | 1996-12-31 | Xerox Corporation | Switched capacitor analog circuits using polysilicon thin film technology |
JPH0591447A (en) * | 1991-09-25 | 1993-04-09 | Toshiba Corp | Transmissive liquid crystal display device |
JPH05107558A (en) * | 1991-10-17 | 1993-04-30 | Seiko Epson Corp | Active matrix substrate and its manufacture |
KR100269350B1 (en) * | 1991-11-26 | 2000-10-16 | 구본준 | Manufacturing Method of Thin Film Transistor |
JPH05175235A (en) * | 1991-12-25 | 1993-07-13 | Sharp Corp | Manufacture of polycrystalline semiconductor thin film |
US5372836A (en) * | 1992-03-27 | 1994-12-13 | Tokyo Electron Limited | Method of forming polycrystalling silicon film in process of manufacturing LCD |
GB9207527D0 (en) * | 1992-04-07 | 1992-05-20 | Philips Electronics Uk Ltd | Multi-standard video matrix display apparatus and its method of operation |
JP2697507B2 (en) * | 1992-08-28 | 1998-01-14 | セイコーエプソン株式会社 | Liquid crystal display |
CN1088002A (en) * | 1992-11-16 | 1994-06-15 | 东京电子株式会社 | Make the method and apparatus of liquid crystal display substrate and evaluating semiconductor crystals |
US5403762A (en) * | 1993-06-30 | 1995-04-04 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabricating a TFT |
JP2603418B2 (en) * | 1993-02-23 | 1997-04-23 | 株式会社ジーティシー | Method for manufacturing polycrystalline semiconductor thin film |
US5589406A (en) * | 1993-07-30 | 1996-12-31 | Ag Technology Co., Ltd. | Method of making TFT display |
US5477073A (en) * | 1993-08-20 | 1995-12-19 | Casio Computer Co., Ltd. | Thin film semiconductor device including a driver and a matrix circuit |
JP3442449B2 (en) * | 1993-12-25 | 2003-09-02 | 株式会社半導体エネルギー研究所 | Display device and its driving circuit |
TW280037B (en) | 1994-04-22 | 1996-07-01 | Handotai Energy Kenkyusho Kk | Drive circuit of active matrix type display device and manufacturing method |
JP3067949B2 (en) | 1994-06-15 | 2000-07-24 | シャープ株式会社 | Electronic device and liquid crystal display device |
TW418338B (en) | 1997-03-03 | 2001-01-11 | Toshiba Corp | Display apparatus with monolithic integrated driving circuit |
US6023174A (en) | 1997-07-11 | 2000-02-08 | Vanguard International Semiconductor Corporation | Adjustable, full CMOS input buffer for TTL, CMOS, or low swing input protocols |
JPH11214700A (en) * | 1998-01-23 | 1999-08-06 | Semiconductor Energy Lab Co Ltd | Semiconductor display device |
JPH11213665A (en) | 1998-01-26 | 1999-08-06 | Mitsubishi Electric Corp | Semiconductor circuit device and its using method |
-
1995
- 1995-04-14 TW TW084103671A patent/TW280037B/en not_active IP Right Cessation
- 1995-04-21 KR KR1019950009377A patent/KR100297866B1/en not_active IP Right Cessation
- 1995-04-22 CN CN2006101016619A patent/CN1917187B/en not_active Expired - Lifetime
- 1995-04-22 CN CNB2004100557929A patent/CN100362398C/en not_active Expired - Lifetime
- 1995-04-22 CN CNB991248104A patent/CN1169106C/en not_active Expired - Lifetime
- 1995-04-22 CN CN95103478A patent/CN1065340C/en not_active Expired - Lifetime
-
1997
- 1997-11-19 US US08/974,163 patent/US20010011970A1/en not_active Abandoned
- 1997-11-19 US US08/974,162 patent/US6057183A/en not_active Expired - Lifetime
- 1997-12-31 KR KR1019970082692A patent/KR100302530B1/en not_active IP Right Cessation
-
1999
- 1999-11-10 CN CN99124809A patent/CN1129170C/en not_active Expired - Lifetime
-
2001
- 2001-07-12 US US09/902,622 patent/US7027022B2/en not_active Expired - Fee Related
-
2003
- 2003-02-27 US US10/373,722 patent/US7015057B2/en not_active Expired - Fee Related
-
2006
- 2006-04-06 US US11/398,601 patent/US7459355B2/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030230750A1 (en) * | 2001-12-28 | 2003-12-18 | Jun Koyama | Display device and electronic device using the same |
US7312473B2 (en) | 2001-12-28 | 2007-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device using the same |
US20090121980A1 (en) * | 2006-06-30 | 2009-05-14 | Canon Kabushiki Kaisha | Display apparatus and information processing apparatus using the same |
US8432380B2 (en) | 2006-06-30 | 2013-04-30 | Canon Kabushiki Kaisha | Display apparatus and information processing apparatus using the same |
Also Published As
Publication number | Publication date |
---|---|
CN1128869A (en) | 1996-08-14 |
CN100362398C (en) | 2008-01-16 |
CN1567405A (en) | 2005-01-19 |
US20030153111A1 (en) | 2003-08-14 |
CN1917187A (en) | 2007-02-21 |
US7015057B2 (en) | 2006-03-21 |
US7459355B2 (en) | 2008-12-02 |
CN1169106C (en) | 2004-09-29 |
US7027022B2 (en) | 2006-04-11 |
CN1129170C (en) | 2003-11-26 |
US20060189105A1 (en) | 2006-08-24 |
CN1258931A (en) | 2000-07-05 |
US20010045931A1 (en) | 2001-11-29 |
TW280037B (en) | 1996-07-01 |
KR100297866B1 (en) | 2001-10-24 |
KR100302530B1 (en) | 2001-11-22 |
CN1917187B (en) | 2010-11-17 |
KR950034033A (en) | 1995-12-26 |
CN1065340C (en) | 2001-05-02 |
CN1269573A (en) | 2000-10-11 |
US6057183A (en) | 2000-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7459355B2 (en) | Drive circuit of active matrix device and manufacturing method thereof | |
US5729308A (en) | Active matrix display device | |
US5764206A (en) | Drive circuit and method for designing the same | |
KR100312112B1 (en) | Active Matrix Display | |
US5929464A (en) | Active matrix electro-optical device | |
KR100429943B1 (en) | Active matrix type display device | |
JPH05275452A (en) | Thin film insulated-gate type semiconductor device and its manufacture | |
US6759628B1 (en) | Laser annealing apparatus | |
US5982469A (en) | Method of manufacturing a liquid crystal device including a peripheral circuit area and a pixel area on the same substrate | |
JP3101178B2 (en) | Drive circuit for active matrix display device and method of manufacturing the same | |
JP3375814B2 (en) | Active matrix display device | |
JP3472737B2 (en) | Method for manufacturing active matrix display device | |
JP3485667B2 (en) | Active matrix display device | |
JP3501895B2 (en) | Active matrix display | |
KR100480552B1 (en) | Method for crystallizing a silicon film | |
JP3469835B2 (en) | Active matrix display device and manufacturing method thereof | |
JPH03114030A (en) | Production of liquid crystal display device | |
JPH10207397A (en) | Manufacture of active matrix display device | |
JPH10153800A (en) | Active matrix display device | |
JPS62148928A (en) | Liquid crystal display device | |
JP2003179073A (en) | Active matrix display device | |
JPH09102613A (en) | Active matrix display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |