US20010015438A1 - Low temperature thin film transistor fabrication - Google Patents
Low temperature thin film transistor fabrication Download PDFInfo
- Publication number
- US20010015438A1 US20010015438A1 US09/740,721 US74072100A US2001015438A1 US 20010015438 A1 US20010015438 A1 US 20010015438A1 US 74072100 A US74072100 A US 74072100A US 2001015438 A1 US2001015438 A1 US 2001015438A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- layer
- depositing
- gate
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
- H10K10/472—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising only inorganic materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/60—Organic compounds having low molecular weight
- H10K85/615—Polycyclic condensed aromatic hydrocarbons, e.g. anthracene
Definitions
- This invention pertains to thin film field effect transistors (TFT), and in particular to the structure and processing of such TFT devices at a low, of the order of 150 degrees C., or less temperature.
- TFT thin film field effect transistors
- TFT Thin film field effect transistors
- a semiconductor layer with a channel defined by separated source and drain electrodes on one side and an insulated gate electrode on the other side that is centered with respect to the channel.
- the structure of the TFT device is usually fabricated through a set of serial deposition operations of carefully controlled layers on a substrate.
- the desired TFT electrical performance involves low voltage operation with high carrier mobility in the channel, and with current vs voltage output characteristics that include a steep slope followed by a saturation region.
- the current TFT devices typically use amorphous silicon (a-Si:H) as the semiconductor and silicon oxide and/or silicon nitride as the gate insulator.
- a-Si:H amorphous silicon
- silicon oxide and/or silicon nitride silicon oxide and/or silicon nitride
- the invention broadens the range of materials and processes available for TFT devices by providing in the device structure an organic semiconductor layer that is in contact with an inorganic mixed oxide gate insulator involving processing with the types of processing techniques that can take place in a temperature range from about room temperature to about 150 degrees C.
- a TFT of the invention has a pentacene semiconductor layer in contact with a barium zirconate titanate gate insulator layer formed on a polycarbonate transparent substrate employing at least one of the techniques of sputtering, spinning, evaporation and laser ablation
- FIG. 1 is a depiction of typical elements in a prior art type TFT device.
- FIGS. 2 to 5 are depictions of the partial products at intermediate steps in the fabrication of a TFT in accordance with the present invention.
- FIG. 6 is a depiction of all the elements in a TFT in accordance with the present invention.
- FIG. 7 is a sketch of a room temperature sputter deposition processing apparatus.
- FIGS. 8 through 16 are data plots of the examples of the present invention wherein:
- FIGS. 8, 9 and 10 show the operating characteristics of one example of a TFT device of the present invention.
- FIG. 8 shows data on the organic semiconductor pentacene as the semiconductor and a 122 nm thick layer of barium zirconate titanate (BZT), deposited by room temperature sputtering, as the gate insulator; illustrating the dependence of the drain current on the gate voltage at a fixed source-drain voltage.
- BZT barium zirconate titanate
- FIG. 9 is a plot of the data from FIG. 8 in a semi logarithmic scale used to calculate the current modulation and subthreshold slope.
- FIG. 10 is a replot of the data from FIG. 9 as the square root of the drain current plotted versus the gate voltage in the saturation regime in order to calculate the field effect mobility.
- FIGS. 11 ,- 15 show operating characteristic data of a second example of a TFT device of the invention using the organic semiconductor pentacene as the semiconductor and a 122 mm thick layer of barium zirconate titanate deposited by room temperature sputtering, as the gate insulator.
- FIG. 11 shows the dependence of the drain current on the gate voltage at a fixed source-drain voltage.
- FIG. 12 is the plot of the data from FIG. 11 in a semi logarithmic scale used to calculate the current modulation and sub-threshold slope.
- FIG. 13 is a plot of the data from FIG. 12 as the square root of the drain current as a function of the gate voltage in the saturation regime in order to calculate the field effect mobility.
- FIG. 14 shows the dependence of the drain current on the source drain voltage at different gate voltage levels
- FIG. 15 is a plot of the drain current as a function of the gate voltage in the linear regime at a fixed drain voltage for calculation of the mobility in the linear regime of TFT operation.
- FIG. 16 shows the dependence of the drain current on the source-drain voltage at different gate voltage levels, from a third example TFT device fabricated on a transparent polycarbonate substrate using pentacene as semiconductor and a 128 mm thick layer of barium zirconate titanate (BZT) deposited by room temperature sputtering as the gate insulator.
- BZT barium zirconate titanate
- the TFT device is supported by an insulating substrate 1 with the device having a semiconductor region 2 with field effect transistor channel 3 defining, separated, source 4 and drain 5 on one side of the semiconductor region 2 , and a gate 6 electrode separated by insulation 7 from the channel 3 and centered with respect to the channel 3 on the other side of the semiconductor region 2 .
- the desired electrical performance of the device places stringent material and dimensional requirements on the layers and on the processing parameters in building the device.
- Many of the present devices use amorphous silicon (a-Si:H) as the semiconductor 2 , and conventional dielectric materials such as SiO, SiO 2 , or Si 3 N 4 , as the gate insulator 7 .
- the substrate 1 is usually glass. The materials used and the processing that must be employed therewith, during fabrication of these devices result in temperature excursions in the several hundreds of degrees C. being required.
- FIGS. 2 - 6 the partial product depictions illustrate in FIGS. 2 - 5 result in the novel TFT depicted in FIG. 6.
- the TFT device is built on a substrate 10 which provides support for fabrication of the device on surface 11 and serves as a portion of the completed device.
- the substrate is held in the vicinity of room temperature (25 degrees C.) Silicon oxide, quartz and glass are satisfactory substrate and supporting materials; further, through the capabilities conferred by the invention the choices for a substrate material is broadened to include plastics such as polycarbonates which provide additional properties of impact resistance, lightness of weight and flexibility.
- the gate electrode 12 is positioned on the surface 11 .
- the electrode 12 is about 0.1 micrometers in thickness. Satisfactory materials are metals such as gold, silver, palladium, aluminum, copper and platinum and conducting polymers such as polyaniline and polypyrrole. The resistance of the electrodes and connecting members should be selected so that the signal deterioration due to resistance is minimized,
- the gate dielectric member 13 is of an inorganic oxide that is deposited on the surface 11 over the gate electrode 12 .
- the deposition is accomplished with one of the low temperature techniques of sputtering, spinning, evaporation and ablation, at a room temperature vicinity temperature range of about 25-150 degrees C.
- Suitable inorganic oxides at the present state of the art may include Ta 2 O 3 , V 2 O 3, TiO 2 , and the ferroelectric insulators Bi 4 Ti 3 O 12 , BaMgF 4 , SrTiO 3 , which within the class include the mixed oxides SrBi 2 Ta (1-x) Nb x O 3 , PbZr x Ti )1-x) O 3 , known in the art as (PZT), BaZr x Ti (1-x) O 3 , known in the art as (BZT), and Ba x Sr (1-x) TiO 3 , known in the art as (BST).
- the BZT material has received some background attention in the publication by Wu et al., in Appl. Phys. Lett. 69, 1996, pages 2659-2661.
- the gate dielectric 13 is deposited to a thickness in the region 14 above the gate electrode 12 in the range of 0.5 micrometer.
- the room temperature vicinity of up to about 150 degrees C. deposition of inorganic gate oxide materials provides a device gate insulator with a dielectric constant in the range of 15 or above which is adequate to provide satisfactory carrier mobility in the being fabricated device channel.
- much higher dielectric constants around 300 were involved and which required very high temperature annealing steps that were incompatible with some materials.
- the intended applications of those high dielectric constant devices were not displays but were devices built on silicon substrates.
- the organic semiconductor 15 of the TFT device of the invention is deposited at a room temperature vicinity temperature, over the gate insulation layer 13 .
- a satisfactory organic semiconductor material is the material pentacene, which in a TFT device can impart performance in which there is a field effect carrier mobility of about 0.6 cm 2 V ⁇ 1 sec ⁇ 1 in the channel, and current modulation of up to 10 8 at operating voltage ranges of up to + 100 V.
- the material pentacene has received some background attention in the art as described in the following publications: Lin et al. IEEE 54th Annual Device Research Conference, 1996, Pages 80-81, Brown et al., J. Appl. Phys.
- the source 16 and drain 17 with the channel defining separation 18 centered over the gate 12 are deposited in registration with the gate 12 on the exposed surface of the organic semiconductor member 15 using a low temperature deposition process at a room temperature vicinity temperature.
- the layers deposited and operated in the 25 to 150 degrees C. vicinity of room temperature are well matched to the moderate dielectric needs of the organic; semiconductors and enable processing and service with much lower temperature tolerant substrates, such as plastic.
- FIG. 7 An illustration of the room temperature type deposition technique involving sputtering is provided in connection with the apparatus depicted in FIG. 7.
- FIG. 7 there is shown a schematic of a sputter deposition apparatus 20 that can be used to deposit the layer 13 of the invention using as a specific example the inorganic mixed oxide material Barium-Zirconate-Titanate (BZT).
- BZT Barium-Zirconate-Titanate
- the apparatus 20 includes a sputtering chamber 21 , having a throttle valve 22 which separates the reactor chamber 21 from a vacuum pump not shown.
- a pressed powder BZT sputtering target 23 such as is manufactured by PURE TECH, in Carmel N.Y., is mounted in the reactor chamber 21 .
- Permanent magnets 24 are located on the backside of the target 23 to enhance plasma density during the sputtering.
- the sputtering target 23 is electrically isolated from the housing 29 and electrically connected to a RF power supply 25 trough an impedance matching device 26 .
- One or more substrates 27 such as silicon wafers, glass plates or polycarbonate sheets, are mounted on a sample holder 28 which is isolated from the reactor chamber housing 29 by a dielectric spacer 30 .
- the housing 29 is maintained at a selected temperature such as room temperature.
- the sample holder 28 can be RF biased for plasma cleaning using a RF power supply 31 connected through an impedance matching device 32 .
- the substrate holder 28 is also provided with rotation capability at 33 .
- the substrates 27 have planetary rotation capability 34 to assure uniformity across the substrate being coated.
- the films deposited at room temperature are well matched to the moderate dielectric needs of the organic semiconductor TFT's and enable broadening the range of useable substrates to include processing on plastic substrates.
- the reactor chamber 20 also contains conduits 34 and 35 for introducing various gases.
- argon could be introduced through conduit 34 and oxygen through conduit 35 .
- Gases employed in the following examples of the invention should have a purity greater than about 95.5%; with a purity in the range from about 98.5 to about 99.99% being preferred.
- the argon and oxygen gases are introduced into the chamber by first passing them through separate flow controllers at a sufficient flow to provide a total pressure of Ar and oxygen from about 1 mTorr to 50 mTorr.
- the Ar and oxygen flows are from about 100 to 1 sccm, more preferably the Ar flow is about 10 sccm and the oxygen flow about 2 sccm.
- the pressure of argon and oxygen be about 2-3 mTorr.
- Such conditions can also be obtained by premixing the Ar and oxygen in one gas cylinder providing the desired gas concentration.
- the argon and oxygen gases are introduced as illustrated into the chamber through two separate flow controllers in conduits 34 and 35 .
- Suitable substrates which may be coated with the room temperature vicinity deposited layers or films of the invention include materials such as plastic; metals; various types of glass; quartz; silicon wafers and the likes thereof.
- a substrate to be coated may be any shape or size compatible with being placed into a sputtering chamber apparatus. Thus, regular of irregular shape objects having any dimension may be used and depending on the design of the sputtering system with modifications to the vacuum chamber, coatings can be applied to sheet materials fed in a roll to roll format.
- the substrate is mounted on the substrate holder inside the reactive sputtering chamber of the sputter system
- the reactive sputtering chamber is then tightly sealed and evacuated until a pressure reading in the range of about 1 ⁇ 10 ⁇ 4 to about 1 ⁇ 10 ⁇ 7 Torr is obtained.
- the substrate is held at a constant, room temperature value of about 25 degrees C. throughout the entire deposition process.
- the substrate material used may be subjected to in-situ plasma cleaning; using for example H 2 , Ar, O 2 , or N 2 type plasma sputter etching techniques.
- the admixed gases are introduced into the reaction sputter chamber at example flow rates of about 1 to 100 standard cubic centimeters per minute (sccm); with the flow rate of the Ar gas being at about 10 sccm and oxygen being at about 2 sccm.
- the gases in this example would be introduced into the reaction chamber at a pressure of about 1 to 20 mTorr; with an admixture pressure of about 3 mTorr. being preferred.
- an rf power density from about 0.05 to 4 W/cm 2 would be applied to the example BZT target 23 throughout the deposition process. Most preferably, the rf power would be maintained at 0.8 W/cm 2 throughout the deposition process through the RF power supply source involving elements 25 and 26 .
- the BZT film is deposited onto the substrate at a rate of about 10 Angstroms/min., such that an essentially continuous coating of the film on the substrate is obtained.
- examples 1, 2 and 3 are provided that illustrate the deposition and the construction of the invention.
- a sputter deposition process is used as an example in connection with FIG. 7, the other room temperature vicinity type processes can be used.
- Substrates such as silicon wafers with a blanket coating of 150 ⁇ titanium followed by 400 ⁇ of platinum can be loaded into a BZT sputter deposition chamber as described in connection with FIG. 7.
- the chamber is pumped down to a base pressure of 2.1 ⁇ 10 ⁇ 7 torr after which a flow of 10 standard cubic centemeters per minute (sccm) of argon and 2 sccm of oxygen gas are introduced into the chamber through elements 34 and 35 .
- sccm standard cubic centemeters per minute
- a plasma is ignited in the chamber by applying a radio frequency ac voltage through elements 25 and 26 to the BZT sputter target 23 while maintaining the chamber at ground potential.
- the ions in the rf plasma thus created is used to reactively sputter the BZT from the target on to the samples 27 loaded in the chamber.
- a total power of 100 watts which corresponds to a power density of about 0.8 watts/cm 2 is employed to achieve a BZT thickness of about 1250 ⁇ .
- the wafers are unloaded at the end of the run and provided with an array of top electrode dots considering of a bilayer of 5000 ⁇ al/600 ⁇ Au deposited by electron beam evaporation through a metal mask in a different vacuum system. These parts are used to measure the dielectric constant and breakdown characteristics of the BZT film.
- the dielectric constant is 17.3 and the breakdown field about 1 MV/cm for BZT films of 1250 ⁇ thickness.
- the deposited BZT films at room temperature thus range in thickness from 1000 to 2000 ⁇ with a dielectric constant in the range of 15 to 20 which can sustain fields of about 1 MV/cm without breakdown.
- TFT's having as gate insulator a thin film of barium zirconate titanate (BZT), are fabricated by means of room temperature vicinity type rf sputtering as described in Example 1 together with the TFT fabrication steps described in connection with FIGS. 2 - 6 .
- oxidized silicon substrates are cleaned in an isopropanol bath using ultrasonic agitation and dried with nitrogen. They are then assembled with a metal mask with openings corresponding to the gate lines and placed and pumped down to high vacuum in an electron beam evaporator.
- Gate metallization of either 400 ⁇ of aluminum or a bilayer of 150 ⁇ of titanium followed by 300 ⁇ of platinum is deposited on the substrates by electron beam evaporation. Then a gate insulator film 13 of BZT is deposited on top of the gate 12 and the substrate surface 11 , as described in example 1.
- An organic semiconductor pentacene layer 15 is deposited on the BZT gate insulator 13 using thermal evaporation in a vacuum chamber through a mask that separates individual devices from each other and reduces fringe currents which are currents that pass through the pentacene layer that is deposited outside the area of the devices. Satisfactory results are achieved with both the ultra high and the high vacuum chambers.
- the samples may then be assembled with a mask provided with openings for source and drain contact electrodes, placed and pumped down in an electron beam evaporator and coated with 600 ⁇ of gold to produce the source 16 and drain 17 contacts.
- the resulting TFT structure is shown schematically in FIG. 6.
- the source 16 and drain 17 contacts can be placed on top of the insulator 13 and then the pentacene layer 15 placed over them.
- the pentacene film 15 could be deposited using a soluble precursor of pentacene which is converted to pentacene by heating up to 140° C. in vacuo as described in the publication by A. R. Brown et al. in the J. App. Phys., Volume 79, pg. 2136, 1996.
- electrode materials such as molybdenum, tungsten, nickel, platinum, palladium, conducting polymers, oligomers and organic molecules.
- FIGS. 8, 9 and 10 which are typical operating characteristics of a pentacene organic semiconductor TFT, with an inorganic mixed oxide gate dielectric of BZT as represented by the schematic drawing in FIG. 6, in which the thickness of the BZT gate-insulator is approximately 1220 ⁇ and its dielectric constant, is 17.3.
- the BZT is deposited by sputter deposition as described in connection with FIG. 7.
- the source drain separation (channel length, L) is 18.4 ⁇ m and the channel width, W, is 1500 ⁇ m.
- FIGS. 8 and 9 show the dependence of Drain Current (I D ) on Gate Voltage (V G ) in saturation.
- FIG. 10 shows a plot of the square root of I D vs V G .
- the field effect mobility, ⁇ is calculated from the slope of the plot to be 0.32 cm 2 V ⁇ 1 sec ⁇ 1 .
- the current modulation is about 10 5 for a gate voltage variation of 19 volts (+5 to ⁇ 14 V).
- the sub-threshold slope is approximately 2 volts per decade of current modulation.
- FIGS. 11, 12 and 13 are depictions of data measured and plotted similarly to FIGS. 8 and 10 from another TFT device fabricated by the procedure described in connection with FIGS. 2 - 7 ; except that the channel length L is 11.2 ⁇ m and the width was 1500 ⁇ m. Calculated values of the various characteristic parameters are very close to the ones described in connection with FIGS. 8 - 10 .
- FIGS. 14 and 15 are characteristics from another TFT device with a BZT gate insulator that is 1280 ⁇ thick and which has a channel length of 125 ⁇ m and a channel width of 500 ⁇ m.
- FIG. 14 shows the measured drain current (I D ) vs the drain voltage (V D ) at gate voltage levels showing the expected TFT behavior.
- FIG. 15 shows the I D versus V G plot for this device in the linear regime rather than in the saturation regime as shown in FIGS. 8 - 10 and 11 - 13 .
- the mobility calculated from this linear regime is 0.27 cm 2 V ⁇ 1 sec ⁇ 1 . All of these different characteristics are considered to be adequate for the use of such TFT's in display applications.
- Example 3 illustrates the invention with plastic substrates.
- TFT devices are fabricated on transparent polycarbonate substrates that are 0.020′′ thick which is about 0.5 mm using a sputtered BZT gate insulator that is about 1280 ⁇ in thickness deposited by the sputtering process as described in connection with FIG. 7 and using the steps described in connection with FIGS. 2 - 6 for depositing the other layers.
- FIG. 16 shows the drain current versus drain voltage plot for a TFT device on this type of substrate with a channel length of 69 ⁇ m and channel width of 1500 ⁇ m.
- Mobility values as high as 0.38 cm 2 V ⁇ 1 sec ⁇ 1 were measured from devices with a W/L ratio of 4. These are the highest reported mobilities from devices fabricated on plastic substrates, and they are obtained at a maximum gate voltage of 4 V and hence are well suited for display applications.
Abstract
Description
- Cross Reference is made to contemporaneous patent application Ser. No. 08/827,015, Filed Mar. 25, 1997, and 08/827,018 Filed Mar. 25, 1997; assigned to the assignee of this application; arising out of a continuing technological effort and incorporated herein by reference.
- This invention pertains to thin film field effect transistors (TFT), and in particular to the structure and processing of such TFT devices at a low, of the order of 150 degrees C., or less temperature.
- Thin film field effect transistors (TFT), useful in flat panel display applications, at the current state of the art, involve a semiconductor layer with a channel defined by separated source and drain electrodes on one side and an insulated gate electrode on the other side that is centered with respect to the channel. The structure of the TFT device is usually fabricated through a set of serial deposition operations of carefully controlled layers on a substrate. The desired TFT electrical performance involves low voltage operation with high carrier mobility in the channel, and with current vs voltage output characteristics that include a steep slope followed by a saturation region.
- The current TFT devices typically use amorphous silicon (a-Si:H) as the semiconductor and silicon oxide and/or silicon nitride as the gate insulator. Some attention in the art is being directed toward the use of semiconducting organic compounds as potential replacements for amorphous silicon as the semiconductor.
- As the art is progressing, in addition to the ever increasing stringency of requirements for increases in density and responsiveness of the components, it is also becoming desirable that transparent substrates have mechanical flexibility, impact resistance and light weight. Meeting all the constraints is becoming more difficult to achieve. Many materials and processing techniques used in the fabrication of active matrix liquid displays (AMLCD), that are based on a-Si:H TFT devices involve temperatures above 350 degrees C. which operates to eliminate many otherwise useful substrate materials. A need is growing in the art for a broader range of materials and processes for TFT devices, particularly under the rigorous criteria in the display type of application. Transparent plastic substrates for AMLCD are very desirable but cannot withstand temperatures above 150-200 degrees C.
- The invention broadens the range of materials and processes available for TFT devices by providing in the device structure an organic semiconductor layer that is in contact with an inorganic mixed oxide gate insulator involving processing with the types of processing techniques that can take place in a temperature range from about room temperature to about 150 degrees C.
- A TFT of the invention has a pentacene semiconductor layer in contact with a barium zirconate titanate gate insulator layer formed on a polycarbonate transparent substrate employing at least one of the techniques of sputtering, spinning, evaporation and laser ablation
- FIG. 1 is a depiction of typical elements in a prior art type TFT device.
- FIGS.2 to 5 are depictions of the partial products at intermediate steps in the fabrication of a TFT in accordance with the present invention.
- FIG. 6 is a depiction of all the elements in a TFT in accordance with the present invention.
- FIG. 7 is a sketch of a room temperature sputter deposition processing apparatus.
- FIGS. 8 through 16 are data plots of the examples of the present invention wherein:
- FIGS. 8, 9 and10 show the operating characteristics of one example of a TFT device of the present invention.
- FIG. 8 shows data on the organic semiconductor pentacene as the semiconductor and a 122 nm thick layer of barium zirconate titanate (BZT), deposited by room temperature sputtering, as the gate insulator; illustrating the dependence of the drain current on the gate voltage at a fixed source-drain voltage.
- FIG. 9 is a plot of the data from FIG. 8 in a semi logarithmic scale used to calculate the current modulation and subthreshold slope.
- FIG. 10 is a replot of the data from FIG. 9 as the square root of the drain current plotted versus the gate voltage in the saturation regime in order to calculate the field effect mobility.
- FIGS.11,-15 show operating characteristic data of a second example of a TFT device of the invention using the organic semiconductor pentacene as the semiconductor and a 122 mm thick layer of barium zirconate titanate deposited by room temperature sputtering, as the gate insulator.
- FIG. 11 shows the dependence of the drain current on the gate voltage at a fixed source-drain voltage.
- FIG. 12 is the plot of the data from FIG. 11 in a semi logarithmic scale used to calculate the current modulation and sub-threshold slope.
- FIG. 13 is a plot of the data from FIG. 12 as the square root of the drain current as a function of the gate voltage in the saturation regime in order to calculate the field effect mobility.
- FIG. 14 shows the dependence of the drain current on the source drain voltage at different gate voltage levels, and,
- FIG. 15 is a plot of the drain current as a function of the gate voltage in the linear regime at a fixed drain voltage for calculation of the mobility in the linear regime of TFT operation.
- FIG. 16 shows the dependence of the drain current on the source-drain voltage at different gate voltage levels, from a third example TFT device fabricated on a transparent polycarbonate substrate using pentacene as semiconductor and a 128 mm thick layer of barium zirconate titanate (BZT) deposited by room temperature sputtering as the gate insulator.
- Referring to FIG. 1, which is illustrative of the present state of the art, the TFT device is supported by an
insulating substrate 1 with the device having asemiconductor region 2 with fieldeffect transistor channel 3 defining, separated,source 4 and drain 5 on one side of thesemiconductor region 2, and agate 6 electrode separated by insulation 7 from thechannel 3 and centered with respect to thechannel 3 on the other side of thesemiconductor region 2. The desired electrical performance of the device places stringent material and dimensional requirements on the layers and on the processing parameters in building the device. Many of the present devices use amorphous silicon (a-Si:H) as thesemiconductor 2, and conventional dielectric materials such as SiO, SiO2, or Si3N4, as the gate insulator 7. Thesubstrate 1 is usually glass. The materials used and the processing that must be employed therewith, during fabrication of these devices result in temperature excursions in the several hundreds of degrees C. being required. - As the art is developing, in addition to increased limitations driven by higher performance, it is becoming desirable to impart the physical properties of mechanical flexibility, impact resistance, and lighter weight into the device, which in turn may affect the selection of the materials, the dimensions and the processing of the
semiconductor 2, the gate insulator 7 and thesubstrate 1. - In accordance with the invention it has been found that with the combined use of an organic semiconductor together with an inorganic oxide gate insulator7 which is processed with room temperature vicinity type processes which are in the temperature range of about 25 to about 150 degrees C. and which has dielectric consent values of 15 and above, devices with acceptable TFT carrier mobility in the
channel 3 can be produced, and further the room temperature vicinity type processes also permit broadening the range of available materials forsubstrate 1 to include thin and transparent plastics such as polycarbonate films. The room temperature vicinity type processes may be considered to be those in which in the deposition and in any subsequent annealing type step the temperature is up to about 150 degrees C.; which temperature range is far below the 300-400 degree C. range presently used in the art. Such processes would include for examples sputtering, spinning, evaporation and laser ablation. - In FIGS.2-6 the partial product depictions illustrate in FIGS. 2-5 result in the novel TFT depicted in FIG. 6.
- Referring to FIG. 2 the TFT device is built on a
substrate 10 which provides support for fabrication of the device onsurface 11 and serves as a portion of the completed device. During fabrication the substrate is held in the vicinity of room temperature (25 degrees C.) Silicon oxide, quartz and glass are satisfactory substrate and supporting materials; further, through the capabilities conferred by the invention the choices for a substrate material is broadened to include plastics such as polycarbonates which provide additional properties of impact resistance, lightness of weight and flexibility. - Referring to FIG. 3 the first, of the gate and the source drain electrodes, the
gate electrode 12, is positioned on thesurface 11. Theelectrode 12 is about 0.1 micrometers in thickness. Satisfactory materials are metals such as gold, silver, palladium, aluminum, copper and platinum and conducting polymers such as polyaniline and polypyrrole. The resistance of the electrodes and connecting members should be selected so that the signal deterioration due to resistance is minimized, - Referring to FIG. 4, in accordance with the invention the gate
dielectric member 13 is of an inorganic oxide that is deposited on thesurface 11 over thegate electrode 12. The deposition is accomplished with one of the low temperature techniques of sputtering, spinning, evaporation and ablation, at a room temperature vicinity temperature range of about 25-150 degrees C. Suitable inorganic oxides at the present state of the art may include Ta2O3, V2O3, TiO2, and the ferroelectric insulators Bi4Ti3O12, BaMgF4, SrTiO3, which within the class include the mixed oxides SrBi2Ta(1-x)NbxO3, PbZrxTi)1-x)O3, known in the art as (PZT), BaZrxTi(1-x)O3, known in the art as (BZT), and BaxSr(1-x)TiO3, known in the art as (BST). Of the mixed oxide example materials, the BZT material has received some background attention in the publication by Wu et al., in Appl. Phys. Lett. 69, 1996, pages 2659-2661. The gate dielectric 13 is deposited to a thickness in theregion 14 above thegate electrode 12 in the range of 0.5 micrometer. In accordance with the invention the room temperature vicinity of up to about 150 degrees C. deposition of inorganic gate oxide materials provides a device gate insulator with a dielectric constant in the range of 15 or above which is adequate to provide satisfactory carrier mobility in the being fabricated device channel. Heretofore in the art, much higher dielectric constants around 300 were involved and which required very high temperature annealing steps that were incompatible with some materials. Further, the intended applications of those high dielectric constant devices were not displays but were devices built on silicon substrates. - Referring to FIG. 5, the
organic semiconductor 15 of the TFT device of the invention, is deposited at a room temperature vicinity temperature, over thegate insulation layer 13. A satisfactory organic semiconductor material is the material pentacene, which in a TFT device can impart performance in which there is a field effect carrier mobility of about 0.6 cm2 V−1 sec−1 in the channel, and current modulation of up to 108 at operating voltage ranges of up to + 100 V. The material pentacene has received some background attention in the art as described in the following publications: Lin et al. IEEE 54th Annual Device Research Conference, 1996, Pages 80-81, Brown et al., J. Appl. Phys. 79, (4), 1996, Pages 2136-2139, and Dimitakopoulos et al., J. Appl. Phys. 80, (4), 1996, Pages 2501-2507. Further, in the cross referenced patent application Ser. Nos. 08/827,015 Filed Mar. 25, 1997 and 08/827,018 Filed Mar. 25, 1997, it has been shown how the above described performance can be achieved at much lower operating voltages (5 to 10 V) using an inorganic gate dielectric with a dielectric constant of greater than 15. Referring to FIG. 6, the TFT of the invention is depicted. Thesource 16 and drain 17 with thechannel defining separation 18 centered over thegate 12 are deposited in registration with thegate 12 on the exposed surface of theorganic semiconductor member 15 using a low temperature deposition process at a room temperature vicinity temperature. The layers deposited and operated in the 25 to 150 degrees C. vicinity of room temperature are well matched to the moderate dielectric needs of the organic; semiconductors and enable processing and service with much lower temperature tolerant substrates, such as plastic. - In the process described in connection with FIGS.2-6 it will be apparent that protective coatings can be placed over the exposed surfaces and annealing of layers can be employed where desired so long as within the room temperature vicinity temperature range.
- An illustration of the room temperature type deposition technique involving sputtering is provided in connection with the apparatus depicted in FIG. 7. Referring to FIG. 7 there is shown a schematic of a
sputter deposition apparatus 20 that can be used to deposit thelayer 13 of the invention using as a specific example the inorganic mixed oxide material Barium-Zirconate-Titanate (BZT). It will be apparent to one skilled in the art that the apparatus of FIG. 7 is but one example of useable systems that can be varied in size and throughput. Theapparatus 20 includes a sputtering chamber 21, having athrottle valve 22 which separates the reactor chamber 21 from a vacuum pump not shown. A pressed powderBZT sputtering target 23 such as is manufactured by PURE TECH, in Carmel N.Y., is mounted in the reactor chamber 21.Permanent magnets 24 are located on the backside of thetarget 23 to enhance plasma density during the sputtering. Thesputtering target 23 is electrically isolated from thehousing 29 and electrically connected to aRF power supply 25 trough animpedance matching device 26. One ormore substrates 27 such as silicon wafers, glass plates or polycarbonate sheets, are mounted on asample holder 28 which is isolated from thereactor chamber housing 29 by adielectric spacer 30. Thehousing 29 is maintained at a selected temperature such as room temperature. Thesample holder 28 can be RF biased for plasma cleaning using aRF power supply 31 connected through animpedance matching device 32. Thesubstrate holder 28 is also provided with rotation capability at 33. Thesubstrates 27 haveplanetary rotation capability 34 to assure uniformity across the substrate being coated. The films deposited at room temperature are well matched to the moderate dielectric needs of the organic semiconductor TFT's and enable broadening the range of useable substrates to include processing on plastic substrates. - Continuing to refer to FIG. 7, The
reactor chamber 20 also containsconduits conduit 34 and oxygen throughconduit 35. - Gases employed in the following examples of the invention should have a purity greater than about 95.5%; with a purity in the range from about 98.5 to about 99.99% being preferred.
- In FIG. 7, the argon and oxygen gases are introduced into the chamber by first passing them through separate flow controllers at a sufficient flow to provide a total pressure of Ar and oxygen from about 1 mTorr to 50 mTorr. The Ar and oxygen flows are from about 100 to 1 sccm, more preferably the Ar flow is about 10 sccm and the oxygen flow about 2 sccm. To provide the most effective deposited layer such as a BZT film, it is preferred that the pressure of argon and oxygen be about 2-3 mTorr. Such conditions can also be obtained by premixing the Ar and oxygen in one gas cylinder providing the desired gas concentration. Preferably the argon and oxygen gases are introduced as illustrated into the chamber through two separate flow controllers in
conduits - Suitable substrates which may be coated with the room temperature vicinity deposited layers or films of the invention include materials such as plastic; metals; various types of glass; quartz; silicon wafers and the likes thereof. A substrate to be coated may be any shape or size compatible with being placed into a sputtering chamber apparatus. Thus, regular of irregular shape objects having any dimension may be used and depending on the design of the sputtering system with modifications to the vacuum chamber, coatings can be applied to sheet materials fed in a roll to roll format. In operation, the substrate is mounted on the substrate holder inside the reactive sputtering chamber of the sputter system The reactive sputtering chamber is then tightly sealed and evacuated until a pressure reading in the range of about 1×10−4 to about 1×10−7 Torr is obtained. Most preferably, the substrate is held at a constant, room temperature value of about 25 degrees C. throughout the entire deposition process. Where desired the substrate material used may be subjected to in-situ plasma cleaning; using for example H2, Ar, O2, or N2 type plasma sputter etching techniques.
- After achieving the desired pump down pressure, the admixed gases are introduced into the reaction sputter chamber at example flow rates of about 1 to 100 standard cubic centimeters per minute (sccm); with the flow rate of the Ar gas being at about 10 sccm and oxygen being at about 2 sccm. The gases in this example would be introduced into the reaction chamber at a pressure of about 1 to 20 mTorr; with an admixture pressure of about 3 mTorr. being preferred.
- In order to obtain a reactive sputtering plasma of the gas mixture, an rf power density from about 0.05 to 4 W/cm2 would be applied to the
example BZT target 23 throughout the deposition process. Most preferably, the rf power would be maintained at 0.8 W/cm2 throughout the deposition process through the RF power supplysource involving elements - In the following paragraphs examples 1, 2 and 3 are provided that illustrate the deposition and the construction of the invention. Although a sputter deposition process is used as an example in connection with FIG. 7, the other room temperature vicinity type processes can be used.
- Substrates such as silicon wafers with a blanket coating of 150 Å titanium followed by 400 Å of platinum can be loaded into a BZT sputter deposition chamber as described in connection with FIG. 7. The chamber is pumped down to a base pressure of 2.1×10−7 torr after which a flow of 10 standard cubic centemeters per minute (sccm) of argon and 2 sccm of oxygen gas are introduced into the chamber through
elements elements BZT sputter target 23 while maintaining the chamber at ground potential. The ions in the rf plasma thus created is used to reactively sputter the BZT from the target on to thesamples 27 loaded in the chamber. A total power of 100 watts which corresponds to a power density of about 0.8 watts/cm2 is employed to achieve a BZT thickness of about 1250 Å. - The wafers are unloaded at the end of the run and provided with an array of top electrode dots considering of a bilayer of 5000 Å al/600 Å Au deposited by electron beam evaporation through a metal mask in a different vacuum system. These parts are used to measure the dielectric constant and breakdown characteristics of the BZT film. The dielectric constant is 17.3 and the breakdown field about 1 MV/cm for BZT films of 1250 Å thickness.
- Using the methodology described above, the deposited BZT films at room temperature thus range in thickness from 1000 to 2000 Å with a dielectric constant in the range of 15 to 20 which can sustain fields of about 1 MV/cm without breakdown.
- TFT's having as gate insulator a thin film of barium zirconate titanate (BZT), are fabricated by means of room temperature vicinity type rf sputtering as described in Example 1 together with the TFT fabrication steps described in connection with FIGS.2-6. In this particular example, oxidized silicon substrates are cleaned in an isopropanol bath using ultrasonic agitation and dried with nitrogen. They are then assembled with a metal mask with openings corresponding to the gate lines and placed and pumped down to high vacuum in an electron beam evaporator. Gate metallization of either 400 Å of aluminum or a bilayer of 150 Å of titanium followed by 300 Å of platinum is deposited on the substrates by electron beam evaporation. Then a
gate insulator film 13 of BZT is deposited on top of thegate 12 and thesubstrate surface 11, as described in example 1. - An organic
semiconductor pentacene layer 15 is deposited on theBZT gate insulator 13 using thermal evaporation in a vacuum chamber through a mask that separates individual devices from each other and reduces fringe currents which are currents that pass through the pentacene layer that is deposited outside the area of the devices. Satisfactory results are achieved with both the ultra high and the high vacuum chambers. The samples may then be assembled with a mask provided with openings for source and drain contact electrodes, placed and pumped down in an electron beam evaporator and coated with 600 Å of gold to produce thesource 16 and drain 17 contacts. The resulting TFT structure is shown schematically in FIG. 6. Alternatively, it will be apparent to one skilled in the art that thesource 16 and drain 17 contacts can be placed on top of theinsulator 13 and then thepentacene layer 15 placed over them. - There are many aspects of manufacturing flexibility in room temperature vicinity deposition techniques. For one example, in depositing, the
pentacene film 15 could be deposited using a soluble precursor of pentacene which is converted to pentacene by heating up to 140° C. in vacuo as described in the publication by A. R. Brown et al. in the J. App. Phys., Volume 79, pg. 2136, 1996. Similarly, in materials, there is a wide range of electrode materials such as molybdenum, tungsten, nickel, platinum, palladium, conducting polymers, oligomers and organic molecules. - Completed TFT samples are then tested electrically using a Hewlett Packard Model 4145B semiconductor parameter analyzer to determine the operating characteristics described in connection with FIGS.8 to 16.
- Referring to FIGS. 8, 9 and10, which are typical operating characteristics of a pentacene organic semiconductor TFT, with an inorganic mixed oxide gate dielectric of BZT as represented by the schematic drawing in FIG. 6, in which the thickness of the BZT gate-insulator is approximately 1220 Å and its dielectric constant, is 17.3. The BZT is deposited by sputter deposition as described in connection with FIG. 7. The source drain separation (channel length, L) is 18.4 μm and the channel width, W, is 1500 μm. FIGS. 8 and 9 show the dependence of Drain Current (ID) on Gate Voltage (VG) in saturation. FIG. 10 shows a plot of the square root of ID vs VG. The field effect mobility, μ, is calculated from the slope of the plot to be 0.32 cm2 V−1 sec−1. The current modulation is about 105 for a gate voltage variation of 19 volts (+5 to −14 V). The sub-threshold slope, is approximately 2 volts per decade of current modulation.
- Referring to FIGS. 11, 12 and13 which are depictions of data measured and plotted similarly to FIGS. 8 and 10 from another TFT device fabricated by the procedure described in connection with FIGS. 2-7; except that the channel length L is 11.2 μm and the width was 1500 μm. Calculated values of the various characteristic parameters are very close to the ones described in connection with FIGS. 8-10.
- Referring to FIGS. 14 and 15 which are characteristics from another TFT device with a BZT gate insulator that is 1280 Å thick and which has a channel length of 125 μm and a channel width of 500 μm. FIG. 14 shows the measured drain current (ID) vs the drain voltage (VD) at gate voltage levels showing the expected TFT behavior. FIG. 15 shows the ID versus VG plot for this device in the linear regime rather than in the saturation regime as shown in FIGS. 8-10 and 11-13. The mobility calculated from this linear regime is 0.27 cm2 V−1 sec−1. All of these different characteristics are considered to be adequate for the use of such TFT's in display applications.
- As an example of the broadening of the available substrates an Example 3 is provided that illustrates the invention with plastic substrates.
- TFT devices are fabricated on transparent polycarbonate substrates that are 0.020″ thick which is about 0.5 mm using a sputtered BZT gate insulator that is about 1280 Å in thickness deposited by the sputtering process as described in connection with FIG. 7 and using the steps described in connection with FIGS.2-6 for depositing the other layers.
- Measurements of TFT characteristics were performed as described in Example 2. Referring to FIG. 16 which shows the drain current versus drain voltage plot for a TFT device on this type of substrate with a channel length of 69 μm and channel width of 1500 μm. The mobility for this device was calculated to be 0.14 cm2 V−1 sec−1 while μ=0.20 cm2 V−1 sec−1 in the saturation regime. Mobility values as high as 0.38 cm2 V−1 sec−1 were measured from devices with a W/L ratio of 4. These are the highest reported mobilities from devices fabricated on plastic substrates, and they are obtained at a maximum gate voltage of 4 V and hence are well suited for display applications.
- Earlier attempts to fabricate organic semiconductor transistors on plastic substrates as reported in the publication by Guarnier et al. in Science, Vol. 265, 1684,(1994) have produced lower performance than the present invention. The mobilities reported in the Guarnier et al. publication are more than three times lower than the mobilities in the present invention. With this invention a low operating voltage and high mobility pentacene based TFT with an inorganic mixed oxide gate insulator can be fabricated with room temperature vicinity processes so as to enable fabrication on transparent plastic substrates.
- What has been described here is the broadening of the range of materials and processes that are available for TFT devices by providing in the device structure an organic semiconductor layer that is in contact with an inorganic mixed oxide gate insulator wherein the processing is with the types of techniques that can take place in a room temperature vicinity range.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/740,721 US20010015438A1 (en) | 1999-03-09 | 2000-12-18 | Low temperature thin film transistor fabrication |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/265,161 US6207472B1 (en) | 1999-03-09 | 1999-03-09 | Low temperature thin film transistor fabrication |
US09/740,721 US20010015438A1 (en) | 1999-03-09 | 2000-12-18 | Low temperature thin film transistor fabrication |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/265,161 Division US6207472B1 (en) | 1999-03-09 | 1999-03-09 | Low temperature thin film transistor fabrication |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010015438A1 true US20010015438A1 (en) | 2001-08-23 |
Family
ID=23009279
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/265,161 Expired - Lifetime US6207472B1 (en) | 1999-03-09 | 1999-03-09 | Low temperature thin film transistor fabrication |
US09/740,721 Abandoned US20010015438A1 (en) | 1999-03-09 | 2000-12-18 | Low temperature thin film transistor fabrication |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/265,161 Expired - Lifetime US6207472B1 (en) | 1999-03-09 | 1999-03-09 | Low temperature thin film transistor fabrication |
Country Status (2)
Country | Link |
---|---|
US (2) | US6207472B1 (en) |
JP (1) | JP2000269515A (en) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040237881A1 (en) * | 2003-05-30 | 2004-12-02 | Jingyan Zhang | Methods for epitaxial silicon growth |
US20050059181A1 (en) * | 2003-09-01 | 2005-03-17 | Keiji Yamane | Semiconductor laser manufacturing method |
US20050072668A1 (en) * | 2003-10-06 | 2005-04-07 | Heraeus, Inc. | Sputter target having modified surface texture |
US20050236270A1 (en) * | 2004-04-23 | 2005-10-27 | Heraeus, Inc. | Controlled cooling of sputter targets |
US20050269568A1 (en) * | 2004-06-08 | 2005-12-08 | Jae-Bon Koo | Organic thin film transistor and flat panel display comprising the same |
US20050274945A1 (en) * | 2004-05-18 | 2005-12-15 | Fallis Alexander G | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US20060049041A1 (en) * | 2004-08-20 | 2006-03-09 | Jds Uniphase Corporation | Anode for sputter coating |
US20060070877A1 (en) * | 2004-08-20 | 2006-04-06 | Jds Uniphase Corporation, State Of Incorporation: Delaware | Magnetron sputtering device |
US20060108579A1 (en) * | 2004-11-19 | 2006-05-25 | Il-Doo Kim | Low-voltage organic transistors on flexible substrates using high-gate dielectric insulators by room temperature process |
US20060192199A1 (en) * | 2005-02-25 | 2006-08-31 | Xerox Corporation | Celluloses and devices thereof |
US20060211180A1 (en) * | 2003-08-28 | 2006-09-21 | Canon Kabushiki Kaisha | Field effect transistor and method of manufacturing the same |
US20060231882A1 (en) * | 2005-03-28 | 2006-10-19 | Il-Doo Kim | Low voltage flexible organic/transparent transistor for selective gas sensing, photodetecting and CMOS device applications |
US20060267004A1 (en) * | 2005-05-27 | 2006-11-30 | Fallis Alexander G | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US20070020821A1 (en) * | 2005-07-25 | 2007-01-25 | Seiko Epson Corporation | Method for forming a thin-film transistor |
US20070018162A1 (en) * | 2005-07-25 | 2007-01-25 | Samsung Electronics Co., Ltd. | Thin film transistor substrate and manufacturing method thereof |
WO2007029028A1 (en) | 2005-09-06 | 2007-03-15 | Plastic Logic Limited | Laser ablation of electronic devices |
US20070281372A1 (en) * | 2006-06-05 | 2007-12-06 | Seiko Epson Corporation | Memory element, method for manufacturing memory element, memory device, electronic apparatus and method for manufacturing transistor |
US20090212292A1 (en) * | 2005-06-01 | 2009-08-27 | Carl Hayton | Layer-selective laser ablation patterning |
US20090250341A1 (en) * | 2004-08-20 | 2009-10-08 | Ockenfuss Georg J | Anode for sputter coating |
US20090298299A1 (en) * | 2005-09-06 | 2009-12-03 | Plastic Logic Limited | Laser ablation of electronic devices |
US20100004467A1 (en) * | 2004-05-18 | 2010-01-07 | Alexander Graham Fallis | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US20100012929A1 (en) * | 2006-10-12 | 2010-01-21 | Yuki Nakano | Organic thin film transistor device and organic thin film light-emitting transistor |
US20180076335A1 (en) * | 2009-10-21 | 2018-03-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method for the same |
WO2023184236A1 (en) * | 2022-03-30 | 2023-10-05 | 京东方科技集团股份有限公司 | Metal oxide thin film transistor, array substrate and display apparatus |
Families Citing this family (95)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6194167B1 (en) * | 1997-02-18 | 2001-02-27 | Washington State University Research Foundation | ω-3 fatty acid desaturase |
US6436739B1 (en) * | 2000-04-27 | 2002-08-20 | The Regents Of The University Of California | Thick adherent dielectric films on plastic substrates and method for depositing same |
EP1309994A2 (en) * | 2000-08-18 | 2003-05-14 | Siemens Aktiengesellschaft | Encapsulated organic-electronic component, method for producing the same and use thereof |
US20040029310A1 (en) * | 2000-08-18 | 2004-02-12 | Adoft Bernds | Organic field-effect transistor (ofet), a production method therefor, an integrated circut constructed from the same and their uses |
DE10043204A1 (en) * | 2000-09-01 | 2002-04-04 | Siemens Ag | Organic field-effect transistor, method for structuring an OFET and integrated circuit |
DE10044842A1 (en) * | 2000-09-11 | 2002-04-04 | Siemens Ag | Organic rectifier, circuit, RFID tag and use of an organic rectifier |
DE10045192A1 (en) * | 2000-09-13 | 2002-04-04 | Siemens Ag | Organic data storage, RFID tag with organic data storage, use of an organic data storage |
EP1323195A1 (en) * | 2000-09-22 | 2003-07-02 | Siemens Aktiengesellschaft | Electrode and/or conductor track for organic components and production method therefor |
KR100477394B1 (en) * | 2000-11-01 | 2005-03-17 | 인터내셔널 비지네스 머신즈 코포레이션 | Thin-film field-effect transistor with organic-inorganic hybrid semiconductor requiring low operating voltages |
DE10061299A1 (en) | 2000-12-08 | 2002-06-27 | Siemens Ag | Device for determining and / or forwarding at least one environmental influence, production method and use thereof |
DE10061297C2 (en) * | 2000-12-08 | 2003-05-28 | Siemens Ag | Procedure for structuring an OFET |
DE10063721A1 (en) * | 2000-12-20 | 2002-07-11 | Merck Patent Gmbh | Organic semiconductor, manufacturing process therefor and uses |
DE10105914C1 (en) | 2001-02-09 | 2002-10-10 | Siemens Ag | Organic field effect transistor with photo-structured gate dielectric and a method for its production |
US6575013B2 (en) * | 2001-02-26 | 2003-06-10 | Lucent Technologies Inc. | Electronic odor sensor |
JP2005509200A (en) * | 2001-03-26 | 2005-04-07 | シーメンス アクチエンゲゼルシヤフト | Device having at least two organic electronic component elements and manufacturing method for the device |
JP4841751B2 (en) * | 2001-06-01 | 2011-12-21 | 株式会社半導体エネルギー研究所 | Organic semiconductor device and manufacturing method thereof |
DE10126860C2 (en) * | 2001-06-01 | 2003-05-28 | Siemens Ag | Organic field effect transistor, process for its manufacture and use for the construction of integrated circuits |
JP4149691B2 (en) | 2001-08-31 | 2008-09-10 | 株式会社東芝 | Method for predicting life of rotating machine for semiconductor manufacturing apparatus and semiconductor manufacturing apparatus |
US6794220B2 (en) * | 2001-09-05 | 2004-09-21 | Konica Corporation | Organic thin-film semiconductor element and manufacturing method for the same |
DE10151036A1 (en) * | 2001-10-16 | 2003-05-08 | Siemens Ag | Isolator for an organic electronic component |
DE10151440C1 (en) * | 2001-10-18 | 2003-02-06 | Siemens Ag | Organic electronic component for implementing an encapsulated partially organic electronic component has components like a flexible foil as an antenna, a diode or capacitor and an organic transistor. |
US6946676B2 (en) * | 2001-11-05 | 2005-09-20 | 3M Innovative Properties Company | Organic thin film transistor with polymeric interface |
US6963080B2 (en) * | 2001-11-26 | 2005-11-08 | International Business Machines Corporation | Thin film transistors using solution processed pentacene precursor as organic semiconductor |
DE10160732A1 (en) * | 2001-12-11 | 2003-06-26 | Siemens Ag | OFET used e.g. in RFID tag, comprises an intermediate layer on an active semiconductor layer |
CA2469912A1 (en) | 2001-12-19 | 2003-06-26 | Avecia Limited | Organic field effect transistor with an organic dielectric |
US6620657B2 (en) * | 2002-01-15 | 2003-09-16 | International Business Machines Corporation | Method of forming a planar polymer transistor using substrate bonding techniques |
US6864118B2 (en) * | 2002-01-28 | 2005-03-08 | Hewlett-Packard Development Company, L.P. | Electronic devices containing organic semiconductor materials |
US6885146B2 (en) | 2002-03-14 | 2005-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Display device comprising substrates, contrast medium and barrier layers between contrast medium and each of substrates |
DE10212640B4 (en) * | 2002-03-21 | 2004-02-05 | Siemens Ag | Logical components made of organic field effect transistors |
DE10212639A1 (en) * | 2002-03-21 | 2003-10-16 | Siemens Ag | Device and method for laser structuring functional polymers and uses |
DE10212962B4 (en) * | 2002-03-22 | 2007-11-29 | Qimonda Ag | Semiconductor memory cell with access transistor based on an organic semiconductor material and semiconductor memory device |
DE10226370B4 (en) * | 2002-06-13 | 2008-12-11 | Polyic Gmbh & Co. Kg | Substrate for an electronic component, use of the substrate, methods for increasing the charge carrier mobility and organic field effect transistor (OFET) |
US6812509B2 (en) * | 2002-06-28 | 2004-11-02 | Palo Alto Research Center Inc. | Organic ferroelectric memory cells |
US8044517B2 (en) | 2002-07-29 | 2011-10-25 | Polyic Gmbh & Co. Kg | Electronic component comprising predominantly organic functional materials and a method for the production thereof |
US6821811B2 (en) * | 2002-08-02 | 2004-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Organic thin film transistor and method of manufacturing the same, and semiconductor device having the organic thin film transistor |
EP1526902B1 (en) * | 2002-08-08 | 2008-05-21 | PolyIC GmbH & Co. KG | Electronic device |
US6784017B2 (en) * | 2002-08-12 | 2004-08-31 | Precision Dynamics Corporation | Method of creating a high performance organic semiconductor device |
JP2005537637A (en) | 2002-08-23 | 2005-12-08 | ジーメンス アクツィエンゲゼルシャフト | Organic components and related circuits for overvoltage protection |
KR100524552B1 (en) * | 2002-09-28 | 2005-10-28 | 삼성전자주식회사 | Organic Gate Insulating Film And Organic Thin Film Transistor Using The Same |
WO2004042837A2 (en) * | 2002-11-05 | 2004-05-21 | Siemens Aktiengesellschaft | Organic electronic component with high-resolution structuring and method for the production thereof |
DE10253154A1 (en) * | 2002-11-14 | 2004-05-27 | Siemens Ag | Biosensor, used to identify analyte in liquid sample, has test field with detector, where detector registers field changes as electrical signals for evaluation |
US7122487B2 (en) | 2002-11-14 | 2006-10-17 | Sharp Laboratories Of America, Inc. | Method for forming an oxide with improved oxygen bonding |
WO2004047194A2 (en) * | 2002-11-19 | 2004-06-03 | Polyic Gmbh & Co.Kg | Organic electronic component comprising the same organic material for at least two functional layers |
EP1563553B1 (en) * | 2002-11-19 | 2007-02-14 | PolyIC GmbH & Co. KG | Organic electronic circuitcomprising a structured, semi-conductive functional layer and a method for producing said component |
US6918982B2 (en) * | 2002-12-09 | 2005-07-19 | International Business Machines Corporation | System and method of transfer printing an organic semiconductor |
US7176484B2 (en) * | 2002-12-09 | 2007-02-13 | International Business Machines Corporation | Use of an energy source to convert precursors into patterned semiconductors |
US6869821B2 (en) * | 2002-12-30 | 2005-03-22 | Xerox Corporation | Method for producing organic electronic devices on deposited dielectric materials |
KR100522434B1 (en) * | 2003-01-07 | 2005-10-20 | 장 진 | Selective deposition method of organic semiconductor |
DE10300521A1 (en) * | 2003-01-09 | 2004-07-22 | Siemens Ag | Organoresistive memory |
DE10302149A1 (en) * | 2003-01-21 | 2005-08-25 | Siemens Ag | Use of conductive carbon black / graphite blends for the production of low-cost electronics |
DE502004003677D1 (en) * | 2003-01-21 | 2007-06-14 | Polyic Gmbh & Co Kg | ORGANIC ELECTRONIC COMPONENT AND METHOD FOR PRODUCING ORGANIC ELECTRONICS |
JP2004235298A (en) * | 2003-01-29 | 2004-08-19 | Pioneer Electronic Corp | Organic semiconductor element and method for manufacturing the same |
CN1742343B (en) * | 2003-01-29 | 2011-10-19 | 波尔伊克两合公司 | Organic storage component and corresponding triggering circuit |
US20040169176A1 (en) * | 2003-02-28 | 2004-09-02 | Peterson Paul E. | Methods of forming thin film transistors and related systems |
DE10330064B3 (en) * | 2003-07-03 | 2004-12-09 | Siemens Ag | Organic logic gate has load field effect transistor with potential-free gate electrode in series with switching field effect transistor |
DE10330062A1 (en) * | 2003-07-03 | 2005-01-27 | Siemens Ag | Method and device for structuring organic layers |
US20060226420A1 (en) * | 2003-07-10 | 2006-10-12 | Matsushita Electric Industrial Co., Ltd. | Organic thin-film transistor and process for fabricating the same, active matrix type display employing it and radio identification tag |
DE10338277A1 (en) * | 2003-08-20 | 2005-03-17 | Siemens Ag | Organic capacitor with voltage controlled capacity |
DE10339036A1 (en) | 2003-08-25 | 2005-03-31 | Siemens Ag | Organic electronic component with high-resolution structuring and manufacturing method |
DE10340644B4 (en) * | 2003-09-03 | 2010-10-07 | Polyic Gmbh & Co. Kg | Mechanical controls for organic polymer electronics |
DE10340643B4 (en) * | 2003-09-03 | 2009-04-16 | Polyic Gmbh & Co. Kg | Printing method for producing a double layer for polymer electronics circuits, and thereby produced electronic component with double layer |
US7554121B2 (en) * | 2003-12-26 | 2009-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Organic semiconductor device |
US7659138B2 (en) * | 2003-12-26 | 2010-02-09 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing an organic semiconductor element |
DE102004002024A1 (en) * | 2004-01-14 | 2005-08-11 | Siemens Ag | Self-aligning gate organic transistor and method of making the same |
EP1580822A1 (en) * | 2004-03-24 | 2005-09-28 | Samsung SDI Co., Ltd. | Organic field-effect-transistor and method for its production |
US7838871B2 (en) | 2004-03-24 | 2010-11-23 | Samsung Mobile Display Co., Ltd. | Organic field-effect transistor, flat panel display device including the same, and a method of manufacturing the organic field-effect transistor |
DE102004040831A1 (en) * | 2004-08-23 | 2006-03-09 | Polyic Gmbh & Co. Kg | Radio-tag compatible outer packaging |
KR101058458B1 (en) * | 2004-09-22 | 2011-08-24 | 엘지디스플레이 주식회사 | Array substrate for liquid crystal display device using low molecular organic semiconductor material and manufacturing method thereof |
DE102004059464A1 (en) * | 2004-12-10 | 2006-06-29 | Polyic Gmbh & Co. Kg | Electronic component with modulator |
DE102004059467A1 (en) * | 2004-12-10 | 2006-07-20 | Polyic Gmbh & Co. Kg | Gate made of organic field effect transistors |
DE102004059465A1 (en) * | 2004-12-10 | 2006-06-14 | Polyic Gmbh & Co. Kg | recognition system |
DE102004063435A1 (en) | 2004-12-23 | 2006-07-27 | Polyic Gmbh & Co. Kg | Organic rectifier |
DE102005009819A1 (en) | 2005-03-01 | 2006-09-07 | Polyic Gmbh & Co. Kg | electronics assembly |
DE102005009820A1 (en) * | 2005-03-01 | 2006-09-07 | Polyic Gmbh & Co. Kg | Electronic assembly with organic logic switching elements |
JP4667096B2 (en) * | 2005-03-25 | 2011-04-06 | 株式会社半導体エネルギー研究所 | Organic semiconductor device and manufacturing method thereof |
WO2007078306A1 (en) * | 2005-03-28 | 2007-07-12 | Massachusetts Institute Of Technology | HIGH K-GATE OXIDE TFTs BUILT ON TRANSPARENT GLASS OR TRANSPARENT FLEXIBLE POLYMER SUBSTRATE |
DE102005017655B4 (en) * | 2005-04-15 | 2008-12-11 | Polyic Gmbh & Co. Kg | Multilayer composite body with electronic function |
DE102005031448A1 (en) | 2005-07-04 | 2007-01-11 | Polyic Gmbh & Co. Kg | Activatable optical layer |
DE102005035590A1 (en) * | 2005-07-29 | 2007-02-01 | Polyic Gmbh & Co. Kg | Electronic component has flexible substrate and stack of layers including function layer on substratesurface |
DE102005035589A1 (en) | 2005-07-29 | 2007-02-01 | Polyic Gmbh & Co. Kg | Manufacturing electronic component on surface of substrate where component has two overlapping function layers |
JP2007042849A (en) * | 2005-08-03 | 2007-02-15 | Seiko Epson Corp | Formation method of thin-film transistor |
DE102005042166A1 (en) * | 2005-09-06 | 2007-03-15 | Polyic Gmbh & Co.Kg | Organic device and such a comprehensive electrical circuit |
DE102005044306A1 (en) * | 2005-09-16 | 2007-03-22 | Polyic Gmbh & Co. Kg | Electronic circuit and method for producing such |
KR100788758B1 (en) * | 2006-02-06 | 2007-12-26 | 양재우 | low-voltage organic thin film transistor and fabrication method thereof |
KR100851538B1 (en) | 2006-12-29 | 2008-08-12 | 주식회사 이페로 | FET, ferroelectric memory device, and methods of manufacturing the same |
KR100877428B1 (en) * | 2006-12-29 | 2009-01-08 | 서울시립대학교 산학협력단 | FET, ferroelectric memory device, and methods of manufacturing the same |
US7906170B2 (en) * | 2007-03-27 | 2011-03-15 | Intel Corporation | Apparatus, method, and system capable of producing a moveable magnetic field |
US8343779B2 (en) * | 2007-04-19 | 2013-01-01 | Basf Se | Method for forming a pattern on a substrate and electronic device formed thereby |
US8272458B2 (en) * | 2008-06-12 | 2012-09-25 | Nackerud Alan L | Drill bit with replaceable blade members |
CN100593871C (en) * | 2008-08-12 | 2010-03-10 | 中国科学院化学研究所 | Organic field-effect transistors having high mobility and preparation thereof |
US8558295B2 (en) * | 2009-08-25 | 2013-10-15 | Electronics And Telecommunications Research Institute | Nonvolatile memory cell and method of manufacturing the same |
KR101309263B1 (en) * | 2010-02-19 | 2013-09-17 | 한국전자통신연구원 | Organic thin film transistor and method of forming the same |
US9244356B1 (en) | 2014-04-03 | 2016-01-26 | Rolith, Inc. | Transparent metal mesh and method of manufacture |
WO2015183243A1 (en) | 2014-05-27 | 2015-12-03 | Rolith, Inc. | Anti-counterfeiting features and methods of fabrication and detection |
US9853210B2 (en) * | 2015-11-17 | 2017-12-26 | International Business Machines Corporation | Reduced process degradation of spin torque magnetoresistive random access memory |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2664430B1 (en) | 1990-07-04 | 1992-09-18 | Centre Nat Rech Scient | THIN FILM FIELD EFFECT TRANSISTOR WITH MIS STRUCTURE, IN WHICH THE INSULATION AND THE SEMICONDUCTOR ARE MADE OF ORGANIC MATERIALS. |
US5981970A (en) * | 1997-03-25 | 1999-11-09 | International Business Machines Corporation | Thin-film field-effect transistor with organic semiconductor requiring low operating voltages |
KR100303934B1 (en) * | 1997-03-25 | 2001-09-29 | 포만 제프리 엘 | Thin-film field-effect transistor with organic semiconductor requiring low operating voltages |
US5946551A (en) * | 1997-03-25 | 1999-08-31 | Dimitrakopoulos; Christos Dimitrios | Fabrication of thin film effect transistor comprising an organic semiconductor and chemical solution deposited metal oxide gate dielectric |
-
1999
- 1999-03-09 US US09/265,161 patent/US6207472B1/en not_active Expired - Lifetime
-
2000
- 2000-03-09 JP JP2000064964A patent/JP2000269515A/en active Pending
- 2000-12-18 US US09/740,721 patent/US20010015438A1/en not_active Abandoned
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040237881A1 (en) * | 2003-05-30 | 2004-12-02 | Jingyan Zhang | Methods for epitaxial silicon growth |
US9217209B2 (en) | 2003-05-30 | 2015-12-22 | Micron Technology, Inc. | Methods for epitaxial silicon growth |
US8152918B2 (en) | 2003-05-30 | 2012-04-10 | Micron Technology, Inc. | Methods for epitaxial silicon growth |
US20060243196A1 (en) * | 2003-05-30 | 2006-11-02 | Jingyan Zhang | Methods for epitaxial silicon growth |
US7101435B2 (en) * | 2003-05-30 | 2006-09-05 | Micron Technology, Inc. | Methods for epitaxial silicon growth |
US20060211180A1 (en) * | 2003-08-28 | 2006-09-21 | Canon Kabushiki Kaisha | Field effect transistor and method of manufacturing the same |
US7863081B2 (en) | 2003-08-28 | 2011-01-04 | Canon Kabushiki Kaisha | Field effect transistor and method of manufacturing the same |
US20050059181A1 (en) * | 2003-09-01 | 2005-03-17 | Keiji Yamane | Semiconductor laser manufacturing method |
US20070298528A1 (en) * | 2003-09-01 | 2007-12-27 | Matsushita Electric Industrial Co., Ltd. | Semiconductor laser manufacturing method |
US7442628B2 (en) | 2003-09-01 | 2008-10-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor laser manufacturing method |
US7192851B2 (en) * | 2003-09-01 | 2007-03-20 | Matsushita Electric Industrial Co., Ltd. | Semiconductor laser manufacturing method |
US20050072668A1 (en) * | 2003-10-06 | 2005-04-07 | Heraeus, Inc. | Sputter target having modified surface texture |
US20050236270A1 (en) * | 2004-04-23 | 2005-10-27 | Heraeus, Inc. | Controlled cooling of sputter targets |
US7935836B2 (en) | 2004-05-18 | 2011-05-03 | Alexander Graham Fallis | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US7655809B2 (en) | 2004-05-18 | 2010-02-02 | University Of Ottawa | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US20100004467A1 (en) * | 2004-05-18 | 2010-01-07 | Alexander Graham Fallis | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US20050274945A1 (en) * | 2004-05-18 | 2005-12-15 | Fallis Alexander G | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US7170088B2 (en) * | 2004-06-08 | 2007-01-30 | Samsung Sdi Co., Ltd. | Organic thin film transistor and flat panel display comprising the same |
US20050269568A1 (en) * | 2004-06-08 | 2005-12-08 | Jae-Bon Koo | Organic thin film transistor and flat panel display comprising the same |
US7879209B2 (en) | 2004-08-20 | 2011-02-01 | Jds Uniphase Corporation | Cathode for sputter coating |
US20090250341A1 (en) * | 2004-08-20 | 2009-10-08 | Ockenfuss Georg J | Anode for sputter coating |
EP1628324A3 (en) * | 2004-08-20 | 2007-07-04 | JDS Uniphase Corporation | Magnetron sputtering device |
US20060049041A1 (en) * | 2004-08-20 | 2006-03-09 | Jds Uniphase Corporation | Anode for sputter coating |
US20060070877A1 (en) * | 2004-08-20 | 2006-04-06 | Jds Uniphase Corporation, State Of Incorporation: Delaware | Magnetron sputtering device |
US8500973B2 (en) | 2004-08-20 | 2013-08-06 | Jds Uniphase Corporation | Anode for sputter coating |
US7408187B2 (en) | 2004-11-19 | 2008-08-05 | Massachusetts Institute Of Technology | Low-voltage organic transistors on flexible substrates using high-gate dielectric insulators by room temperature process |
US20060108579A1 (en) * | 2004-11-19 | 2006-05-25 | Il-Doo Kim | Low-voltage organic transistors on flexible substrates using high-gate dielectric insulators by room temperature process |
US7619242B2 (en) * | 2005-02-25 | 2009-11-17 | Xerox Corporation | Celluloses and devices thereof |
US20060192199A1 (en) * | 2005-02-25 | 2006-08-31 | Xerox Corporation | Celluloses and devices thereof |
US7544967B2 (en) | 2005-03-28 | 2009-06-09 | Massachusetts Institute Of Technology | Low voltage flexible organic/transparent transistor for selective gas sensing, photodetecting and CMOS device applications |
US20060231882A1 (en) * | 2005-03-28 | 2006-10-19 | Il-Doo Kim | Low voltage flexible organic/transparent transistor for selective gas sensing, photodetecting and CMOS device applications |
US20060267004A1 (en) * | 2005-05-27 | 2006-11-30 | Fallis Alexander G | Compounds comprising a linear series of five fused carbon rings, and preparation thereof |
US20090212292A1 (en) * | 2005-06-01 | 2009-08-27 | Carl Hayton | Layer-selective laser ablation patterning |
US9209400B2 (en) | 2005-06-01 | 2015-12-08 | Flexenable Limited | Layer-selective laser ablation patterning |
USRE45885E1 (en) * | 2005-06-01 | 2016-02-09 | Flexenable Limited | Laser ablation of electronic devices |
US20100127252A1 (en) * | 2005-07-25 | 2010-05-27 | Keun-Kyu Song | Thin film transistor substrate and manufacturing method thereof |
US7675067B2 (en) | 2005-07-25 | 2010-03-09 | Samsung Electronics Co., Ltd. | Thin film transistor substrate and manufacturing method thereof |
US7947986B2 (en) | 2005-07-25 | 2011-05-24 | Samsung Electronics Co., Ltd. | Thin film transistor substrate and manufacturing method thereof |
US20070020821A1 (en) * | 2005-07-25 | 2007-01-25 | Seiko Epson Corporation | Method for forming a thin-film transistor |
US20070018162A1 (en) * | 2005-07-25 | 2007-01-25 | Samsung Electronics Co., Ltd. | Thin film transistor substrate and manufacturing method thereof |
US8062984B2 (en) * | 2005-09-06 | 2011-11-22 | Plastics Logic Limited | Laser ablation of electronic devices |
US20090298299A1 (en) * | 2005-09-06 | 2009-12-03 | Plastic Logic Limited | Laser ablation of electronic devices |
WO2007029028A1 (en) | 2005-09-06 | 2007-03-15 | Plastic Logic Limited | Laser ablation of electronic devices |
US20070281372A1 (en) * | 2006-06-05 | 2007-12-06 | Seiko Epson Corporation | Memory element, method for manufacturing memory element, memory device, electronic apparatus and method for manufacturing transistor |
US20100012929A1 (en) * | 2006-10-12 | 2010-01-21 | Yuki Nakano | Organic thin film transistor device and organic thin film light-emitting transistor |
US8217389B2 (en) * | 2006-10-12 | 2012-07-10 | Idemitsu Kosan, Co., Ltd. | Organic thin film transistor device and organic thin film light-emitting transistor |
US20180076335A1 (en) * | 2009-10-21 | 2018-03-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method for the same |
WO2023184236A1 (en) * | 2022-03-30 | 2023-10-05 | 京东方科技集团股份有限公司 | Metal oxide thin film transistor, array substrate and display apparatus |
Also Published As
Publication number | Publication date |
---|---|
JP2000269515A (en) | 2000-09-29 |
US6207472B1 (en) | 2001-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6207472B1 (en) | Low temperature thin film transistor fabrication | |
US7754294B2 (en) | Method of improving the uniformity of PECVD-deposited thin films | |
KR100741435B1 (en) | Controlling the properties and uniformity of a silicon nitride film by controlling the film forming precursors and tft device with the silicon nitride | |
US6344662B1 (en) | Thin-film field-effect transistor with organic-inorganic hybrid semiconductor requiring low operating voltages | |
US7884035B2 (en) | Method of controlling film uniformity and composition of a PECVD-deposited A-SiNx : H gate dielectric film deposited over a large substrate surface | |
JP5296286B2 (en) | Transparent oxide semiconductor thin film transistor | |
US6365519B2 (en) | Batch processing for semiconductor wafers to form aluminum nitride and titanium aluminum nitride | |
TWI416734B (en) | System and method for manufacturing a thin-film device | |
US7816283B2 (en) | Method of depositing a higher permittivity dielectric film | |
US5567476A (en) | Multi-step chemical vapor deposition method for thin film transistors | |
US20110095402A1 (en) | Gate dielectric film with controlled structural and physical properties over a large surface area substrate | |
US7732265B2 (en) | Thin film transistor, method for manufacturing the same and film formation apparatus | |
JPH0658966B2 (en) | Semiconductor element | |
KR100477394B1 (en) | Thin-film field-effect transistor with organic-inorganic hybrid semiconductor requiring low operating voltages | |
KR100353663B1 (en) | Method of forming thin film capacitor | |
JPH10294468A (en) | Gate insulation layer containing similar diamond film, method and apparatus for forming thin-film transistor and gate insulation layer | |
US7589031B2 (en) | Method of avoiding haze formation on surfaces of silicon-containing PECVD-deposited thin films | |
KR20050064570A (en) | Method for forming gate oxide layer | |
Lu et al. | Metal–ferroelectric–insulator–Si devices using HfTaO buffer layers | |
KR940005290B1 (en) | Method of forming a dielectric film and semiconductor device including said film | |
KR100265846B1 (en) | A method for fabricating ferroelectric capacitor in semiconductor device | |
US20080241355A1 (en) | Thin film transistor devices having high electron mobility and stability | |
Baker et al. | Comparison of Low Temperature Methods for the Production of Silicon Dioxide Thin Films. | |
Park et al. | Method of controlling film uniformity and composition of a PECVD-deposited A-SiN x: H gate dielectric film deposited over a large substrate surface | |
KR20020090669A (en) | Method for the preparation of thin film transistor comprising polysilicon active layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |