US20010044200A1 - Nanoscale patterning for the formation of extensive wires - Google Patents
Nanoscale patterning for the formation of extensive wires Download PDFInfo
- Publication number
- US20010044200A1 US20010044200A1 US09/886,355 US88635501A US2001044200A1 US 20010044200 A1 US20010044200 A1 US 20010044200A1 US 88635501 A US88635501 A US 88635501A US 2001044200 A1 US2001044200 A1 US 2001044200A1
- Authority
- US
- United States
- Prior art keywords
- layers
- substrate
- silicon
- platen
- gallium arsenide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02603—Nanowires
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0002—Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/84—Manufacture, treatment, or detection of nanostructure
- Y10S977/887—Nanoimprint lithography, i.e. nanostamp
Definitions
- the present application is related to application Ser. No. 09/280,048, entitled “Chemically Synthesized and Assembled Electronic Devices”, filed on Mar. 29, 1999, which is directed to the formation of nanowires used for nanoscale computing and memory circuits.
- the present application is also related to applications Ser. No. 09/280,225, entitled “Molecular Wire Crossbar Interconnect (MWCI) for Signal Routing and Communications”, Ser. No. 09/280,045, entitled “Molecular Wire Crossbar Logic (MWCL)”, Ser. No. 09/280,189, entitled “Molecular Wire Crossbar Memory”, and Ser. No. 09/280,188, entitled “Molecular Wire Transistor (MWT)”, all also filed on Mar. 29, 1999, which are all directed to various aspects of memory and logic circuits utilized in nanocomputing.
- MWCI Molecular Wire Crossbar Interconnect
- MWCL Molecular Wire Crossbar Logic
- the present invention is generally directed to nanoscale computing and memory circuits, and, more particularly, to the formation of nanowires for device applications.
- nanoscale interconnections or wires with widths less than 10 nm and lengths exceeding 1 ⁇ m, are needed.
- the self-assembled wires connecting the conventional electronics to the self-assembled switching elements should be anchored at locations defined by the underlying circuitry and should be composed of materials compatible with Si integrated-circuit processing.
- a liquid alloy droplet containing the metal and Si is located at the tip of the wire and moves along with the growing end of the wire.
- the wires may either be formed in the gas phase or anchored at one end on a substrate; see, e.g., J. L. Liu et al, “Gas-source MBE growth of freestanding Si nano-wires on Au/Si substrate”, Superlattices and Microstructures , Vol. 25, No. 1/2, pp. 477-479 (1999).
- Au and Fe migrate into Si rapidly and create deep levels, which can degrade devices, such as addressing circuitry and other portions of the system formed by conventional Si integrated-circuit technology.
- Titanium and TiSi 2 are compatible with integrated-circuit technology and are frequently used in Si circuits to reduce resistance of silicon and polycrystalline-silicon conducting regions. Although Ti forms deep levels in Si, its solubility and diffusion coefficient in Si are low, and the deep levels are not at mid-gap. With suitable handling, Ti is generally accepted in integrated-circuit facilities.
- nanowires Long, thin “nanowires” of silicon or other materials, such as carbon, can be formed by catalyst-enhanced reaction of gaseous precursors; see, e.g., the above-mentioned patent application Ser. No. 09/280,048.
- the catalysts are often metal-containing nanoparticles either on the surface of a substrate or suspended in the reactor ambient.
- the nanowires may be useful in electronic or other devices as either connections to an electronic element such as a switch or as electronic elements themselves; see, e.g., the above-mentioned patent applications Ser. Nos. 09/280,225, 09/280,045, 09/280,189, and 09/280,188.
- the fabrication of nanowires is important for device applications, such as logic circuits, crossbar memories, etc.
- Two lithographic fabrication approaches that have been used on larger scale devices include electron beams and X-rays.
- the typical size of an electron beam is about 20 nm, and would require rastering the beam over a surface.
- the typical size of an X-ray beam is about 50 nm, and there are no lenses available to focus an X-ray beam.
- the use of X-rays requires a synchrotron, and thus is very expensive. Neither approach permits generation and use of a beam on the order of 10 nm, which is required for nanowire fabrication.
- a method for forming a platen useful for forming nanoscale wires for device applications comprises:
- the pattern of the platen is then transferred into a substrate comprising a softer material to form a negative of the pattern, which is then used in further processing.
- a nano-imprinting device comprises a plurality of alternating layers of the two dissimilar materials, with the layers of one material etched relative the layers of the other material to form indentations of the one material.
- Each material independently has a thickness within a range of about 0.4 nm to several hundred mn. The device is then oriented such that the indentations are parallel to a surface to be imprinted and the pattern created by the indentations is imprinted into the surface.
- FIG. 1 is a cross-sectional view of a plurality of alternating layers of two materials, forming a stack on a major surface of a substrate and showing a cleaving surface;
- FIG. 2 is a cross-sectional view of the stack rotated 90 degrees so as to place the cleaved surface facing downward;
- FIG. 3 is a view similar to that of FIG. 2, but showing the effects of partially etching one of the materials relative to the other;
- FIG. 4 is a view similar to that of FIG. 3, showing use of the etched stack as a molding master for nano-imprinting in a material that is softer than the etched material, depicting one embodiment of performing the nano-imprinting, using a thin (nanometer scale) metal layer on a substrate;
- FIG. 5 is a view similar to that of FIG. 4, showing the negative formed in the softer material
- FIG. 6 is a view similar to that of FIG. 5, following etching of the thin polymer residual layers to expose portions of the thin metal layer;
- FIG. 7 is a view similar to that of FIG. 6, following etching of the exposed portions of the thin metal layer.
- FIG. 8 is a view similar to that of FIG. 7, following removal of the remaining softer material to expose a plurality of parallel nano-wires.
- Nanoscale strips for device applications are fabricated by depositing composite thin films with different materials A and B, as illustrated in FIG. 1.
- a plurality of alternating layers of A material 10 and B material 12 are deposited on a major surface 14 a of a substrate 14 to form a stack 16 , also having a major surface 16 a , parallel to the major surface of the substrate.
- the material having the least lattice mis-match with the substrate 14 is deposited in order to keep a smooth growth surface and flat, sharp interfaces between materials 10 and 12 .
- the layers 10 , 12 are then cleaved along a line 18 normal to the major surface 16 a of the stack 16 to expose the cross-section, as shown in FIG. 2.
- Cleaving is performed by any conventional technique useful in cleaving a plurality of alternating layers of dissimilar materials. Such techniques are well-known in the art for the materials used for layers A and B, which are discussed below.
- the material B, layer 12 is then etched to a certain depth, as shown in FIG. 3, and as more fully described below, thereby providing the surface with extensive strips of indentations, shown by arrows 20 .
- the second, fourth, sixth, etc. layers from the substrate are etched.
- the indentations 20 can be used as a platen 16 ′ to mold a master in layer 22 for nano-imprinting technology, as illustrated in FIG. 4.
- the layer 22 may comprise a thermoplastic polymer, for example, formed on a substrate 24 , which may comprise a semiconductor or metal material.
- the pattern of the polymer nanowires formed in layer 22 shown in FIG. 5, can then be transferred to metal and/or semiconductor nanowires by using conventional lithographic and ink printing processes; see, e.g., X. Sun et al, “Multilayer resist methods for nanoimprint lithography on nonflat surfaces”, Journal of Vacuum Science and Technology , Vol. B16, No. 6, pp. 3922-3925 (1998).
- etching rate between the A and B materials may also be used, so long as there is a differential etching rate between the A and B materials.
- the etching rate of one material relative to the other is immaterial, except that the B material must etch at a faster rate than the A material.
- a differential etching rate of more than five times faster is employed in order to minimize the amount of etching of the A material.
- the concentration of silicon ranges from about 70 to 90 atomic percent (at %), and the balance (30 to 10 at %) is germanium.
- the concentration of Al ranges from a few percent to 100 at % (AlAs).
- the alloy is represented as Al x Ga 1 ⁇ x As, where x ranges from a few at % to 100 at %.
- the two layers 10 , 12 each independently have a thickness range of about 0.4 nm to several hundred nm, and are conveniently deposited by chemical vapor deposition (CVD), using organo-silanes and organo-germanes (for the Si/Si—Ge system) or appropriate precursors for AlGaAs and GaAs, as is well-known.
- Molecular beam epitaxy (MBE) may be alternatively employed in the depositions of the two materials, using well-known procedures. The particular method of forming the A and B layers does not form a part of the present invention.
- the two materials A and B are conveniently deposited on a semiconductor substrate, silicon in the case of the Si/Si—Ge system or gallium arsenide in the case of the AlGaAs/GaAs system (see Table I).
- a semiconductor substrate silicon in the case of the Si/Si—Ge system or gallium arsenide in the case of the AlGaAs/GaAs system (see Table I).
- lattice mis-match is always a consideration, and selection of substrate and materials A and B will be dictated by minimizing the strain resulting from lattice mis-match. Such a determination is easily within the ability of the person skilled in this art, and therefore does not constitute undue experimentation.
- a and B materials are deposited on the substrate in alternating fashion, each layer having a thickness within the range listed above.
- the number of A and B layers depends on the requirement for the devices—a large number of devices requires many wires in parallel, while a smaller number of devices requires fewer wires in parallel.
- the number of A and B layers is within the range of a few layers of each material to several thousand layers of each material.
- the A and B layers can be formed with varying thicknesses, for making non-periodic arrays of wires.
- wires and spacings of different widths and a periodic structures may be formed in accordance with the teachings of the present invention.
- Such a periodic arrays are useful, for example, for making blocks of crossbars with larger wires for multiplexing.
- the etching of the two materials A and B is advantageously performed by chemical etching, and known etchants are employed that have the requisite etch rate differential between the two materials used.
- the depth of etching (indentations 20 ) may range from several nm to several hundred nm, and depends on the requirement of the height of the nanowires ultimately formed by nano-imprinting.
- Nano-imprinting involves pressing a platen 16 ′ into a softer material 22 , such as a thermoplastic polymer, thereby transferring a negative of the pattern formed by the indentations 18 into the softer material.
- a softer material 22 such as a thermoplastic polymer
- suitable thermoplastic materials include polymethyl methacrylate (PMMA) and methyl methacrylate (MMA).
- PMMA polymethyl methacrylate
- MMA methyl methacrylate
- MMA methyl methacrylate
- other thermoplastic materials and, indeed, materials other than thermoplastic materials may be employed in the practice of the present invention, so long as the material 22 is softer than that of the platen 16 ′.
- the resulting imprinted pattern, imprinted by the platen 16 ′ into the softer material 22 is then transferred into a substrate, e.g., semiconductor or metal, as a positive image of the platen.
- a substrate e.g., semiconductor or metal
- the transferred pattern can then be used for further processing in the formation of nanoscale devices.
- FIGS. 4 - 8 depict one such method, but it will be understood that the present invention is not so limited.
- a thin metal layer 26 is first formed on the substrate, followed by formation of the soft material thereon.
- the thickness of the thin metal layer 26 is in the nanoscale region, that is, on the order of several nanometers to hundreds of nanometers.
- the thinner portions of the soft material 22 are removed, such as by etching with an etchant that removes the soft material but does not etch the metal layer 26 , thereby exposing portions of the thin metal layer. This step is depicted in FIG. 6.
- the exposed portions of the metal layer 26 are removed, leaving behind those portions 26 ′ of the metal layer covered by the soft material 22 , as shown in FIG. 7.
- the remaining soft material 22 is then removed, leaving a plurality of parallel metal lines 26 ′ on the surface of the substrate 24 .
- the metal lines 26 ′ being of nanoscale thickness, are then further processed to form nanoscale devices, as taught elsewhere.
- the foregoing method is directed to the formation of a plurality of alternating layers 10 , 12 , used to form a platen 16 ′.
- the particular method of forming the plurality of alternating layers 10 , 12 is immaterial to the method of the present invention, although two processes, CVD and MBE, are mentioned above.
- An alternate technique, called “spontaneous ordering” is an example of another process useful in the practice of the present invention. Spontaneous ordering is discussed, for example, by Z. Lilienthal-Weber et al, “Spontaneous Ordering in Bulk GaN:Mg Samples”, Physical Review Letters , Vol. 83, No. 12, pp. 2370-2373 (Sep. 20, 1999).
- one material with a homogeneous structure (or concentration) can decompose and form a superlattice with alternating layers of two or more dissimilar materials with different structures (or concentrations).
- the magnesium atoms in GaN tend to concentrate and form regular periodic thin Mg-rich layers buried in GaN.
- These periodic superlattices formed by spontaneous ordering can also be to form the platen 16 ′.
Abstract
Description
- The present application is related to application Ser. No. 09/280,048, entitled “Chemically Synthesized and Assembled Electronic Devices”, filed on Mar. 29, 1999, which is directed to the formation of nanowires used for nanoscale computing and memory circuits. The present application is also related to applications Ser. No. 09/280,225, entitled “Molecular Wire Crossbar Interconnect (MWCI) for Signal Routing and Communications”, Ser. No. 09/280,045, entitled “Molecular Wire Crossbar Logic (MWCL)”, Ser. No. 09/280,189, entitled “Molecular Wire Crossbar Memory”, and Ser. No. 09/280,188, entitled “Molecular Wire Transistor (MWT)”, all also filed on Mar. 29, 1999, which are all directed to various aspects of memory and logic circuits utilized in nanocomputing.
- The present invention is generally directed to nanoscale computing and memory circuits, and, more particularly, to the formation of nanowires for device applications.
- With the constantly decreasing feature sizes of integrated-circuit devices, the need for increasingly fine, lithographically-defined patterning is limiting further advances of the technology. Consequently, a growing amount of effort is being devoted to self-assembly techniques to form nanoscale switching elements; see, e.g., C. P. Collier et al, “Electronically Configurable Molecular-Based Logic Gates”,Science, Vol. 285, pp. 391-394 (Jul. 16, 1999). The self-assembled switching elements may be integrated on top of a Si integrated circuit so that they can be driven by conventional Si electronics in the underlying substrate. To address the switching elements, nanoscale interconnections or wires, with widths less than 10 nm and lengths exceeding 1 μm, are needed. The self-assembled wires connecting the conventional electronics to the self-assembled switching elements should be anchored at locations defined by the underlying circuitry and should be composed of materials compatible with Si integrated-circuit processing.
- Recent reports have shown that catalytic decomposition of a Si-containing gas by a metal, such as Au or Fe, can form long “nanowires”; see, e.g., J. Westwater et al, “Growth of silicon nanowires via gold/silane vapor-liquid-solid reaction”,Journal of Vacuum Science and Technology B, Vol. 15, pp. 554-557 (May/June 1997) and A. M. Morales et al, “A Laser Ablation Method for the Synthesis of Crystalline Semiconductor Nanowires”, Science, Vol. 279, pp. 208-211 (Jan. 9, 1998). These studies were based an earlier-developed technique frequently called the vapor-liquid-solid (VLS) mechanism. A liquid alloy droplet containing the metal and Si is located at the tip of the wire and moves along with the growing end of the wire. The wires may either be formed in the gas phase or anchored at one end on a substrate; see, e.g., J. L. Liu et al, “Gas-source MBE growth of freestanding Si nano-wires on Au/Si substrate”, Superlattices and Microstructures, Vol. 25, No. 1/2, pp. 477-479 (1999). However, Au and Fe migrate into Si rapidly and create deep levels, which can degrade devices, such as addressing circuitry and other portions of the system formed by conventional Si integrated-circuit technology. Titanium and TiSi2 are compatible with integrated-circuit technology and are frequently used in Si circuits to reduce resistance of silicon and polycrystalline-silicon conducting regions. Although Ti forms deep levels in Si, its solubility and diffusion coefficient in Si are low, and the deep levels are not at mid-gap. With suitable handling, Ti is generally accepted in integrated-circuit facilities.
- Long, thin “nanowires” of silicon or other materials, such as carbon, can be formed by catalyst-enhanced reaction of gaseous precursors; see, e.g., the above-mentioned patent application Ser. No. 09/280,048. The catalysts are often metal-containing nanoparticles either on the surface of a substrate or suspended in the reactor ambient. The nanowires may be useful in electronic or other devices as either connections to an electronic element such as a switch or as electronic elements themselves; see, e.g., the above-mentioned patent applications Ser. Nos. 09/280,225, 09/280,045, 09/280,189, and 09/280,188. However, it is difficult to control the placement of these free-standing wires, and therefore it is difficult to use these nanowires in real integrated circuits.
- The fabrication of nanowires is important for device applications, such as logic circuits, crossbar memories, etc. Two lithographic fabrication approaches that have been used on larger scale devices include electron beams and X-rays. The typical size of an electron beam is about 20 nm, and would require rastering the beam over a surface. The typical size of an X-ray beam is about 50 nm, and there are no lenses available to focus an X-ray beam. Also, the use of X-rays requires a synchrotron, and thus is very expensive. Neither approach permits generation and use of a beam on the order of 10 nm, which is required for nanowire fabrication.
- In either event, it is not presently possible to achieve critical dimensions in patterning down to 10 nm. The present invention solves this problem, enabling the fabrication of nanowires with widths below 10 nm and with lengths extending into microscale dimensions, thereby avoiding the difficulties of rastering and the cost of a synchrotron, while permitting more accurate control of the placement of the nanowires.
- In accordance with the present invention, a method is provided for forming a platen useful for forming nanoscale wires for device applications. The method comprises:
- (a) providing a substrate having a major surface;
- (b) forming a plurality of alternating layers of two dissimilar materials on the substrate to form a stack having a major surface parallel to that of the substrate;
- (c) cleaving the stack normal to the major surface to expose the plurality of alternating layers; and
- (d) etching the exposed plurality of alternating layers to a chosen depth using an etchant that etches one material at a different rate than the other material to thereby provide the surface with extensive strips of indentations and form the platen useful for molding masters for nano-imprinting technology.
- The pattern of the platen is then transferred into a substrate comprising a softer material to form a negative of the pattern, which is then used in further processing.
- Also in accordance with the present invention, a nano-imprinting device, or platen, comprises a plurality of alternating layers of the two dissimilar materials, with the layers of one material etched relative the layers of the other material to form indentations of the one material. Each material independently has a thickness within a range of about 0.4 nm to several hundred mn. The device is then oriented such that the indentations are parallel to a surface to be imprinted and the pattern created by the indentations is imprinted into the surface.
- The fabrication of nanowires disclosed and claimed herein avoids most, if not all, of the problems of the prior art.
- FIG. 1 is a cross-sectional view of a plurality of alternating layers of two materials, forming a stack on a major surface of a substrate and showing a cleaving surface;
- FIG. 2 is a cross-sectional view of the stack rotated 90 degrees so as to place the cleaved surface facing downward;
- FIG. 3 is a view similar to that of FIG. 2, but showing the effects of partially etching one of the materials relative to the other;
- FIG. 4 is a view similar to that of FIG. 3, showing use of the etched stack as a molding master for nano-imprinting in a material that is softer than the etched material, depicting one embodiment of performing the nano-imprinting, using a thin (nanometer scale) metal layer on a substrate;
- FIG. 5 is a view similar to that of FIG. 4, showing the negative formed in the softer material;
- FIG. 6 is a view similar to that of FIG. 5, following etching of the thin polymer residual layers to expose portions of the thin metal layer;
- FIG. 7 is a view similar to that of FIG. 6, following etching of the exposed portions of the thin metal layer; and
- FIG. 8 is a view similar to that of FIG. 7, following removal of the remaining softer material to expose a plurality of parallel nano-wires.
- Nanoscale strips for device applications are fabricated by depositing composite thin films with different materials A and B, as illustrated in FIG. 1. Essentially, as described in greater detail below, a plurality of alternating layers of
A material 10 andB material 12 are deposited on amajor surface 14 a of a substrate 14 to form astack 16, also having amajor surface 16 a, parallel to the major surface of the substrate. Preferably, the material having the least lattice mis-match with the substrate 14 is deposited in order to keep a smooth growth surface and flat, sharp interfaces betweenmaterials - The
layers line 18 normal to themajor surface 16 a of thestack 16 to expose the cross-section, as shown in FIG. 2. Cleaving is performed by any conventional technique useful in cleaving a plurality of alternating layers of dissimilar materials. Such techniques are well-known in the art for the materials used for layers A and B, which are discussed below. - The material B,
layer 12, is then etched to a certain depth, as shown in FIG. 3, and as more fully described below, thereby providing the surface with extensive strips of indentations, shown byarrows 20. Thus, the second, fourth, sixth, etc. layers from the substrate are etched. - The
indentations 20 can be used as aplaten 16′ to mold a master inlayer 22 for nano-imprinting technology, as illustrated in FIG. 4. Thelayer 22 may comprise a thermoplastic polymer, for example, formed on asubstrate 24, which may comprise a semiconductor or metal material. The pattern of the polymer nanowires formed inlayer 22, shown in FIG. 5, can then be transferred to metal and/or semiconductor nanowires by using conventional lithographic and ink printing processes; see, e.g., X. Sun et al, “Multilayer resist methods for nanoimprint lithography on nonflat surfaces”, Journal of Vacuum Science and Technology, Vol. B16, No. 6, pp. 3922-3925 (1998). - Examples of A and B materials are set forth in Table I below.
TABLE I Examples of A and B Materials. A MATERIAL B MATERIAL SUBSTRATE Si Si-Ge alloy Si AlGaAs GaAs GaAs - Other semiconductor combinations may also be used, so long as there is a differential etching rate between the A and B materials. The etching rate of one material relative to the other is immaterial, except that the B material must etch at a faster rate than the A material. Preferably, a differential etching rate of more than five times faster is employed in order to minimize the amount of etching of the A material.
- Where the silicon-germanium alloy is used as material B, the concentration of silicon ranges from about 70 to 90 atomic percent (at %), and the balance (30 to 10 at %) is germanium. Where the aluminum gallium arsenide alloy is used as material A, the concentration of Al ranges from a few percent to 100 at % (AlAs). The alloy is represented as AlxGa1−xAs, where x ranges from a few at % to 100 at %.
- The two
layers - The two materials A and B are conveniently deposited on a semiconductor substrate, silicon in the case of the Si/Si—Ge system or gallium arsenide in the case of the AlGaAs/GaAs system (see Table I). In any semiconductor system employing a semiconductor substrate on which semiconductor layers are deposited, lattice mis-match is always a consideration, and selection of substrate and materials A and B will be dictated by minimizing the strain resulting from lattice mis-match. Such a determination is easily within the ability of the person skilled in this art, and therefore does not constitute undue experimentation.
- Layers of the A and B materials are deposited on the substrate in alternating fashion, each layer having a thickness within the range listed above. The number of A and B layers depends on the requirement for the devices—a large number of devices requires many wires in parallel, while a smaller number of devices requires fewer wires in parallel. Typically the number of A and B layers is within the range of a few layers of each material to several thousand layers of each material.
- It will be appreciated by those skilled in this art that, based on the teachings herein, the A and B layers can be formed with varying thicknesses, for making non-periodic arrays of wires. For example, wires and spacings of different widths and a periodic structures may be formed in accordance with the teachings of the present invention. Such a periodic arrays are useful, for example, for making blocks of crossbars with larger wires for multiplexing.
- The etching of the two materials A and B is advantageously performed by chemical etching, and known etchants are employed that have the requisite etch rate differential between the two materials used. The depth of etching (indentations20) may range from several nm to several hundred nm, and depends on the requirement of the height of the nanowires ultimately formed by nano-imprinting.
- Nano-imprinting, as used herein, involves pressing a
platen 16′ into asofter material 22, such as a thermoplastic polymer, thereby transferring a negative of the pattern formed by theindentations 18 into the softer material. Examples of suitable thermoplastic materials include polymethyl methacrylate (PMMA) and methyl methacrylate (MMA). However, other thermoplastic materials and, indeed, materials other than thermoplastic materials may be employed in the practice of the present invention, so long as thematerial 22 is softer than that of theplaten 16′. - The resulting imprinted pattern, imprinted by the
platen 16′ into thesofter material 22, is then transferred into a substrate, e.g., semiconductor or metal, as a positive image of the platen. The transferred pattern can then be used for further processing in the formation of nanoscale devices. - There are many ways of transferring the pattern into a substrate. FIGS.4-8 depict one such method, but it will be understood that the present invention is not so limited. As shown in FIG. 4, prior to forming the
soft material 22 on thesubstrate 24, athin metal layer 26 is first formed on the substrate, followed by formation of the soft material thereon. The thickness of thethin metal layer 26 is in the nanoscale region, that is, on the order of several nanometers to hundreds of nanometers. - After imprinting the pattern into the
soft material 22, as shown in FIG. 5, the thinner portions of thesoft material 22 are removed, such as by etching with an etchant that removes the soft material but does not etch themetal layer 26, thereby exposing portions of the thin metal layer. This step is depicted in FIG. 6. - Next, the exposed portions of the
metal layer 26 are removed, leaving behind thoseportions 26′ of the metal layer covered by thesoft material 22, as shown in FIG. 7. The remainingsoft material 22 is then removed, leaving a plurality ofparallel metal lines 26′ on the surface of thesubstrate 24. Themetal lines 26′, being of nanoscale thickness, are then further processed to form nanoscale devices, as taught elsewhere. - The foregoing method is directed to the formation of a plurality of alternating
layers platen 16′. The particular method of forming the plurality of alternatinglayers platen 16′. - The method of nanoscale patterning for the formation of extensive nanowires is expected to find use in nanoscale computing and memory circuits.
Claims (26)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/886,355 US6407443B2 (en) | 2000-03-01 | 2001-06-20 | Nanoscale patterning for the formation of extensive wires |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/516,989 US6294450B1 (en) | 2000-03-01 | 2000-03-01 | Nanoscale patterning for the formation of extensive wires |
US09/886,355 US6407443B2 (en) | 2000-03-01 | 2001-06-20 | Nanoscale patterning for the formation of extensive wires |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/516,989 Division US6294450B1 (en) | 2000-03-01 | 2000-03-01 | Nanoscale patterning for the formation of extensive wires |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010044200A1 true US20010044200A1 (en) | 2001-11-22 |
US6407443B2 US6407443B2 (en) | 2002-06-18 |
Family
ID=24057911
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/516,989 Expired - Lifetime US6294450B1 (en) | 2000-03-01 | 2000-03-01 | Nanoscale patterning for the formation of extensive wires |
US09/886,355 Expired - Lifetime US6407443B2 (en) | 2000-03-01 | 2001-06-20 | Nanoscale patterning for the formation of extensive wires |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/516,989 Expired - Lifetime US6294450B1 (en) | 2000-03-01 | 2000-03-01 | Nanoscale patterning for the formation of extensive wires |
Country Status (5)
Country | Link |
---|---|
US (2) | US6294450B1 (en) |
EP (1) | EP1301944A2 (en) |
JP (1) | JP2004500250A (en) |
KR (1) | KR100744884B1 (en) |
WO (1) | WO2001065600A2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050072967A1 (en) * | 2003-10-07 | 2005-04-07 | Pavel Kornilovich | Fabrication of nanowires |
US20050074911A1 (en) * | 2003-10-07 | 2005-04-07 | Pavel Kornilovich | Fabricationof nano-object array |
US20060160276A1 (en) * | 2002-12-14 | 2006-07-20 | Brown Thomas M | Electronic devices |
US20070004222A1 (en) * | 2005-06-29 | 2007-01-04 | Qingqiao Wei | Fabrication of aligned nanowire lattices |
US7378347B2 (en) | 2002-10-28 | 2008-05-27 | Hewlett-Packard Development Company, L.P. | Method of forming catalyst nanoparticles for nanowire growth and other applications |
US20090196826A1 (en) * | 2007-12-18 | 2009-08-06 | Board Of Regents, The University Of Texas System | Compositions and methods of making non-spherical micro- and nano-particles |
US20090242869A1 (en) * | 2008-03-25 | 2009-10-01 | Ibm | Super lattice/quantum well nanowires |
Families Citing this family (131)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU2001269687A1 (en) | 2000-05-09 | 2001-11-20 | Usf Filtration And Separations Group Inc. | Apparatus and method for drawing continuous fiber |
CN101798057A (en) | 2000-08-22 | 2010-08-11 | 哈佛学院董事会 | Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices |
CA2430888C (en) * | 2000-12-11 | 2013-10-22 | President And Fellows Of Harvard College | Nanosensors |
EP1362367A2 (en) * | 2001-01-23 | 2003-11-19 | Quantum Polymer Technologies, Inc. | Conductive polymer materials and methods for their manufacture and use |
US6643165B2 (en) | 2001-07-25 | 2003-11-04 | Nantero, Inc. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
US6574130B2 (en) * | 2001-07-25 | 2003-06-03 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
US6835591B2 (en) * | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Methods of nanotube films and articles |
US6919592B2 (en) * | 2001-07-25 | 2005-07-19 | Nantero, Inc. | Electromechanical memory array using nanotube ribbons and method for making same |
US6596187B2 (en) * | 2001-08-29 | 2003-07-22 | Motorola, Inc. | Method of forming a nano-supported sponge catalyst on a substrate for nanotube growth |
US6773616B1 (en) * | 2001-11-13 | 2004-08-10 | Hewlett-Packard Development Company, L.P. | Formation of nanoscale wires |
JP3850718B2 (en) * | 2001-11-22 | 2006-11-29 | 株式会社東芝 | Processing method |
TW506083B (en) * | 2001-11-28 | 2002-10-11 | Ind Tech Res Inst | Method of using nano-tube to increase semiconductor device capacitance |
US6784028B2 (en) | 2001-12-28 | 2004-08-31 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
US6743368B2 (en) * | 2002-01-31 | 2004-06-01 | Hewlett-Packard Development Company, L.P. | Nano-size imprinting stamp using spacer technique |
US7392230B2 (en) * | 2002-03-12 | 2008-06-24 | Knowmtech, Llc | Physical neural network liquid state machine utilizing nanotechnology |
US6889216B2 (en) * | 2002-03-12 | 2005-05-03 | Knowm Tech, Llc | Physical neural network design incorporating nanotechnology |
US7412428B2 (en) * | 2002-03-12 | 2008-08-12 | Knowmtech, Llc. | Application of hebbian and anti-hebbian learning to nanotechnology-based physical neural networks |
US7398259B2 (en) | 2002-03-12 | 2008-07-08 | Knowmtech, Llc | Training of a physical neural network |
US8156057B2 (en) * | 2003-03-27 | 2012-04-10 | Knowm Tech, Llc | Adaptive neural network utilizing nanotechnology-based components |
US9269043B2 (en) | 2002-03-12 | 2016-02-23 | Knowm Tech, Llc | Memristive neural processor utilizing anti-hebbian and hebbian technology |
US20040039717A1 (en) * | 2002-08-22 | 2004-02-26 | Alex Nugent | High-density synapse chip using nanoparticles |
WO2003083949A1 (en) * | 2002-03-28 | 2003-10-09 | Koninklijke Philips Electronics N.V. | Nanowire and electronic device |
US6872645B2 (en) * | 2002-04-02 | 2005-03-29 | Nanosys, Inc. | Methods of positioning and/or orienting nanostructures |
US6762131B2 (en) * | 2002-04-13 | 2004-07-13 | The Board Of Trustees Of The University Of Illinois | Method for large-scale fabrication of atomic-scale structures on material surfaces using surface vacancies |
US7752151B2 (en) * | 2002-06-05 | 2010-07-06 | Knowmtech, Llc | Multilayer training in a physical neural network formed utilizing nanotechnology |
US7161168B2 (en) * | 2002-07-30 | 2007-01-09 | The Regents Of The University Of California | Superlattice nanopatterning of wires and complex patterns |
EP1388521B1 (en) * | 2002-08-08 | 2006-06-07 | Sony Deutschland GmbH | Method for preparing a nanowire crossbar structure |
US7827131B2 (en) * | 2002-08-22 | 2010-11-02 | Knowm Tech, Llc | High density synapse chip using nanoparticles |
US8004876B2 (en) * | 2002-08-30 | 2011-08-23 | Hewlett-Packard Development Company, L.P. | Configurable molecular switch array |
US6762094B2 (en) * | 2002-09-27 | 2004-07-13 | Hewlett-Packard Development Company, L.P. | Nanometer-scale semiconductor devices and method of making |
US7750059B2 (en) * | 2002-12-04 | 2010-07-06 | Hewlett-Packard Development Company, L.P. | Polymer solution for nanoimprint lithography to reduce imprint temperature and pressure |
DE60238147D1 (en) * | 2002-12-18 | 2010-12-09 | Ibm | METHOD FOR SELF-ARRANGING ELECTRONIC CIRCUITS AND CIRCUITS MADE THEREFOR |
KR100925144B1 (en) * | 2002-12-18 | 2009-11-05 | 인터내셔널 비지네스 머신즈 코포레이션 | Method of self-assembling electronic circuitry and circuits formed thereby |
US6936496B2 (en) | 2002-12-20 | 2005-08-30 | Hewlett-Packard Development Company, L.P. | Nanowire filament |
JP4247379B2 (en) * | 2003-02-14 | 2009-04-02 | 国立大学法人大阪大学 | Method for producing porous body |
US7410904B2 (en) * | 2003-04-24 | 2008-08-12 | Hewlett-Packard Development Company, L.P. | Sensor produced using imprint lithography |
US6926921B2 (en) * | 2003-05-05 | 2005-08-09 | Hewlett-Packard Development Company, L.P. | Imprint lithography for superconductor devices |
US7256435B1 (en) * | 2003-06-02 | 2007-08-14 | Hewlett-Packard Development Company, L.P. | Multilevel imprint lithography |
US7005335B2 (en) * | 2003-07-15 | 2006-02-28 | Hewlett-Packard Development, L.P. | Array of nanoscopic mosfet transistors and fabrication methods |
US7426501B2 (en) * | 2003-07-18 | 2008-09-16 | Knowntech, Llc | Nanotechnology neural network methods and systems |
US7445742B2 (en) * | 2003-08-15 | 2008-11-04 | Hewlett-Packard Development Company, L.P. | Imprinting nanoscale patterns for catalysis and fuel cells |
US7241479B2 (en) * | 2003-08-22 | 2007-07-10 | Clemson University | Thermal CVD synthesis of nanostructures |
US7416993B2 (en) * | 2003-09-08 | 2008-08-26 | Nantero, Inc. | Patterned nanowire articles on a substrate and methods of making the same |
US7344753B2 (en) * | 2003-09-19 | 2008-03-18 | The Board Of Trustees Of The University Of Illinois | Nanostructures including a metal |
US8030833B2 (en) * | 2003-09-19 | 2011-10-04 | The Board Of Trustees Of The University Of Illinois | Electron emission device incorporating free standing monocrystalline nanowires |
US20070034909A1 (en) * | 2003-09-22 | 2007-02-15 | James Stasiak | Nanometer-scale semiconductor devices and method of making |
ATE551383T1 (en) * | 2003-09-23 | 2012-04-15 | Univ North Carolina | PHOTOHARDENABLE PERFLUORUM POLYETHERS FOR USE AS NEW MATERIALS IN MICROFLUIDIC DEVICES |
US9040090B2 (en) | 2003-12-19 | 2015-05-26 | The University Of North Carolina At Chapel Hill | Isolated and fixed micro and nano structures and methods thereof |
BRPI0417848B1 (en) | 2003-12-19 | 2019-01-15 | Univ North Carolina State | method for forming a plurality of microparticles and / or nanoparticles, plurality of particles formed by the method and apparatus for forming a plurality of particles according to the method |
US7462292B2 (en) * | 2004-01-27 | 2008-12-09 | Hewlett-Packard Development Company, L.P. | Silicon carbide imprint stamp |
US7060625B2 (en) * | 2004-01-27 | 2006-06-13 | Hewlett-Packard Development Company, L.P. | Imprint stamp |
US20070275193A1 (en) * | 2004-02-13 | 2007-11-29 | Desimone Joseph M | Functional Materials and Novel Methods for the Fabrication of Microfluidic Devices |
US20050248003A1 (en) * | 2004-02-17 | 2005-11-10 | Leonid Tsybeskov | One dimensional nanostructures for vertical heterointegration on a silicon platform and method for making same |
US7618880B1 (en) * | 2004-02-19 | 2009-11-17 | Quick Nathaniel R | Apparatus and method for transformation of substrate |
US8617965B1 (en) | 2004-02-19 | 2013-12-31 | Partial Assignment to University of Central Florida | Apparatus and method of forming high crystalline quality layer |
US7407738B2 (en) * | 2004-04-02 | 2008-08-05 | Pavel Kornilovich | Fabrication and use of superlattice |
US7141866B1 (en) | 2004-04-16 | 2006-11-28 | Hewlett-Packard Development Company, L.P. | Apparatus for imprinting lithography and fabrication thereof |
US7683435B2 (en) * | 2004-04-30 | 2010-03-23 | Hewlett-Packard Development Company, L.P. | Misalignment-tolerant multiplexing/demultiplexing architectures |
US7247531B2 (en) * | 2004-04-30 | 2007-07-24 | Hewlett-Packard Development Company, L.P. | Field-effect-transistor multiplexing/demultiplexing architectures and methods of forming the same |
US20050241959A1 (en) * | 2004-04-30 | 2005-11-03 | Kenneth Ward | Chemical-sensing devices |
US7727820B2 (en) * | 2004-04-30 | 2010-06-01 | Hewlett-Packard Development Company, L.P. | Misalignment-tolerant methods for fabricating multiplexing/demultiplexing architectures |
US7268063B1 (en) * | 2004-06-01 | 2007-09-11 | University Of Central Florida | Process for fabricating semiconductor component |
US7002820B2 (en) * | 2004-06-17 | 2006-02-21 | Hewlett-Packard Development Company, L.P. | Semiconductor storage device |
US20060012079A1 (en) * | 2004-07-16 | 2006-01-19 | Gun-Young Jung | Formation of a self-assembled release monolayer in the vapor phase |
US7419887B1 (en) * | 2004-07-26 | 2008-09-02 | Quick Nathaniel R | Laser assisted nano deposition |
US20060024814A1 (en) * | 2004-07-29 | 2006-02-02 | Peters Kevin F | Aptamer-functionalized electrochemical sensors and methods of fabricating and using the same |
US7252862B2 (en) * | 2004-08-30 | 2007-08-07 | Hewlett-Packard Development Company, L.P. | Increasing adhesion in an imprinting procedure |
US7641468B2 (en) * | 2004-09-01 | 2010-01-05 | Hewlett-Packard Development Company, L.P. | Imprint lithography apparatus and method employing an effective pressure |
US20070164476A1 (en) * | 2004-09-01 | 2007-07-19 | Wei Wu | Contact lithography apparatus and method employing substrate deformation |
US7189635B2 (en) * | 2004-09-17 | 2007-03-13 | Hewlett-Packard Development Company, L.P. | Reduction of a feature dimension in a nano-scale device |
US20060157684A1 (en) * | 2004-12-15 | 2006-07-20 | The Regents Of The University Of California | Thin film multilayer with nanolayers addressable from the macroscale |
US7951632B1 (en) | 2005-01-26 | 2011-05-31 | University Of Central Florida | Optical device and method of making |
US7236242B2 (en) * | 2005-01-27 | 2007-06-26 | Hewlett-Packard Development Company, L.P. | Nano-enhanced Raman spectroscopy-active nanostructures including elongated components and methods of making the same |
US8695501B2 (en) * | 2005-01-28 | 2014-04-15 | Hewlett-Packard Development Company, L.P. | Method of forming a contact printing stamp |
US7374968B2 (en) * | 2005-01-28 | 2008-05-20 | Hewlett-Packard Development Company, L.P. | Method of utilizing a contact printing stamp |
US7502769B2 (en) * | 2005-01-31 | 2009-03-10 | Knowmtech, Llc | Fractal memory and computational methods and systems based on nanotechnology |
US7409375B2 (en) * | 2005-05-23 | 2008-08-05 | Knowmtech, Llc | Plasticity-induced self organizing nanotechnology for the extraction of independent components from a data stream |
US20060169592A1 (en) * | 2005-01-31 | 2006-08-03 | Hewlett-Packard Development Company, L.P. | Periodic layered structures and methods therefor |
WO2006084202A2 (en) * | 2005-02-03 | 2006-08-10 | The University Of North Carolina At Chapel Hill | Low surface energy polymeric material for use in liquid crystal displays |
US7329115B2 (en) * | 2005-02-18 | 2008-02-12 | Hewlett-Packard Development Company, L.P. | Patterning nanoline arrays with spatially varying pitch |
US7375012B2 (en) * | 2005-02-28 | 2008-05-20 | Pavel Kornilovich | Method of forming multilayer film |
US7291282B2 (en) * | 2005-03-01 | 2007-11-06 | Hewlett-Packard Development Company, L.P. | Method of fabricating a mold for imprinting a structure |
US7420396B2 (en) * | 2005-06-17 | 2008-09-02 | Knowmtech, Llc | Universal logic gate utilizing nanotechnology |
US7599895B2 (en) | 2005-07-07 | 2009-10-06 | Knowm Tech, Llc | Methodology for the configuration and repair of unreliable switching elements |
DE602005023597D1 (en) * | 2005-07-08 | 2010-10-28 | St Microelectronics Srl | Method for realizing an electrical connection in a semiconductor electronic device between a nanometric circuit architecture and standard electronic components |
US20090304992A1 (en) * | 2005-08-08 | 2009-12-10 | Desimone Joseph M | Micro and Nano-Structure Metrology |
EP2537657A3 (en) | 2005-08-09 | 2016-05-04 | The University of North Carolina At Chapel Hill | Methods and materials for fabricating microfluidic devices |
US7766640B2 (en) * | 2005-08-12 | 2010-08-03 | Hewlett-Packard Development Company, L.P. | Contact lithography apparatus, system and method |
US20070035717A1 (en) | 2005-08-12 | 2007-02-15 | Wei Wu | Contact lithography apparatus, system and method |
JP4803440B2 (en) * | 2005-08-16 | 2011-10-26 | 独立行政法人産業技術総合研究所 | Standard sample for probe shape evaluation |
US7662299B2 (en) * | 2005-08-30 | 2010-02-16 | Micron Technology, Inc. | Nanoimprint lithography template techniques for use during the fabrication of a semiconductor device and systems including same |
US20070096139A1 (en) * | 2005-11-02 | 2007-05-03 | 3M Innovative Properties Company | Light emitting diode encapsulation shape control |
US7309642B2 (en) * | 2005-11-09 | 2007-12-18 | Hewlett-Packard Development Company, L.P. | Metallic quantum dots fabricated by a superlattice structure |
US7570355B2 (en) * | 2006-01-27 | 2009-08-04 | Hewlett-Packard Development Company, L.P. | Nanowire heterostructures and methods of forming the same |
US7998330B2 (en) * | 2006-03-16 | 2011-08-16 | The Board Of Trustees Of The University Of Illinois | Direct nanoscale patterning of metals using polymer electrolytes |
US20070215480A1 (en) * | 2006-03-16 | 2007-09-20 | Fang Nicholas X | Pattern transfer by solid state electrochemical stamping |
US8617669B1 (en) | 2006-04-20 | 2013-12-31 | Partial Assignment to University of Central Florida | Laser formation of graphene |
US7811914B1 (en) * | 2006-04-20 | 2010-10-12 | Quick Nathaniel R | Apparatus and method for increasing thermal conductivity of a substrate |
WO2008051316A2 (en) | 2006-06-12 | 2008-05-02 | President And Fellows Of Harvard College | Nanosensors and related technologies |
US20080020303A1 (en) | 2006-07-24 | 2008-01-24 | Wei Wu | Alignment for contact lithography |
US8067303B1 (en) | 2006-09-12 | 2011-11-29 | Partial Assignment University of Central Florida | Solid state energy conversion device |
US7830498B2 (en) * | 2006-10-10 | 2010-11-09 | Hewlett-Packard Development Company, L.P. | Hydraulic-facilitated contact lithography apparatus, system and method |
US7618752B2 (en) * | 2006-10-12 | 2009-11-17 | Hewlett-Packard Development Company, L.P. | Deformation-based contact lithography systems, apparatus and methods |
US7768628B2 (en) * | 2006-10-12 | 2010-08-03 | Hewlett-Packard Development Company, L.P. | Contact lithography apparatus and method |
US20080089470A1 (en) * | 2006-10-13 | 2008-04-17 | Walmsley Robert G | Alignment for contact lithography |
US20080090160A1 (en) * | 2006-10-13 | 2008-04-17 | Jason Blackstock | Alignment for contact lithography |
US7741204B2 (en) * | 2006-10-30 | 2010-06-22 | Hewlett-Packard Development Company, L.P. | Mixed-scale electronic interfaces |
US8575663B2 (en) | 2006-11-22 | 2013-11-05 | President And Fellows Of Harvard College | High-sensitivity nanoscale wire sensors |
US7930257B2 (en) | 2007-01-05 | 2011-04-19 | Knowm Tech, Llc | Hierarchical temporal memory utilizing nanotechnology |
WO2008118861A2 (en) * | 2007-03-23 | 2008-10-02 | The University Of North Carolina At Chapel Hill | Discrete size and shape specific organic nanoparticles designed to elicit an immune response |
US7888583B2 (en) * | 2007-05-07 | 2011-02-15 | Wisconsin Alumni Research Foundation | Semiconductor nanowire thermoelectric materials and devices, and processes for producing same |
WO2008138361A1 (en) * | 2007-05-09 | 2008-11-20 | Technische Universität München | Mold for generating nanostructures, and mold holder unit |
US8114693B1 (en) | 2007-09-18 | 2012-02-14 | Partial Assignment University of Central Florida | Method of fabricating solid state gas dissociating device by laser doping |
EP2131243B1 (en) * | 2008-06-02 | 2015-07-01 | ASML Netherlands B.V. | Lithographic apparatus and method for calibrating a stage position |
JP2012510717A (en) * | 2008-12-02 | 2012-05-10 | クイック,ナサニエル,アール. | Energy converter |
FR2942738B1 (en) * | 2009-03-03 | 2016-04-15 | Commissariat A L'energie Atomique | METHOD FOR MANUFACTURING A MOLD FOR NANO-PRINTING LITHOGRAPHY |
FR2942739B1 (en) * | 2009-03-03 | 2011-05-13 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING A MOLD FOR NANO-PRINTING LITHOGRAPHY |
US8623288B1 (en) | 2009-06-29 | 2014-01-07 | Nanosys, Inc. | Apparatus and methods for high density nanowire growth |
US9297796B2 (en) | 2009-09-24 | 2016-03-29 | President And Fellows Of Harvard College | Bent nanowires and related probing of species |
US9059079B1 (en) | 2012-09-26 | 2015-06-16 | Ut-Battelle, Llc | Processing of insulators and semiconductors |
US9601641B1 (en) | 2013-12-10 | 2017-03-21 | AppliCote Associates, LLC | Ultra-high pressure doping of materials |
US9620667B1 (en) | 2013-12-10 | 2017-04-11 | AppliCote Associates LLC | Thermal doping of materials |
KR101588577B1 (en) * | 2014-06-11 | 2016-01-28 | 한국표준과학연구원 | A fabrication method of vertically aligned GaAs semiconductor nanowire arrays with large area |
US10069029B1 (en) | 2014-11-19 | 2018-09-04 | Seagate Technology Llc | Transfer-printed photonics |
US10984821B1 (en) | 2014-11-19 | 2021-04-20 | Seagate Technology Llc | Transfer-printed near-field transducer and heat sink |
US9576595B1 (en) | 2014-11-19 | 2017-02-21 | Seagate Technology Llc | Transfer printing an epitaxial layer to a read/write head to form an integral laser |
US9607638B1 (en) | 2014-11-19 | 2017-03-28 | Seagate Technology Llc | Recording head with an on-wafer integrated laser |
US10783917B1 (en) | 2016-11-29 | 2020-09-22 | Seagate Technology Llc | Recording head with transfer-printed laser diode unit formed of non-self-supporting layers |
US11423928B1 (en) | 2018-01-19 | 2022-08-23 | Seagate Technology Llc | Processing for forming single-grain near-field transducer |
US11069376B1 (en) | 2018-02-21 | 2021-07-20 | Seagate Technology Llc | Waveguide with optical isolator for heat-assisted magnetic recording |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62140485A (en) * | 1985-12-16 | 1987-06-24 | Hitachi Ltd | Semiconductor structure and manufacture thereof |
US5362972A (en) * | 1990-04-20 | 1994-11-08 | Hitachi, Ltd. | Semiconductor device using whiskers |
JPH04176116A (en) * | 1990-11-08 | 1992-06-23 | Olympus Optical Co Ltd | Semiconductor crystal and manufacture thereof |
US5210425A (en) * | 1991-08-30 | 1993-05-11 | E. I. Du Pont De Nemours And Company | Etching of nanoscale structures |
US5705321A (en) * | 1993-09-30 | 1998-01-06 | The University Of New Mexico | Method for manufacture of quantum sized periodic structures in Si materials |
US5747180A (en) * | 1995-05-19 | 1998-05-05 | University Of Notre Dame Du Lac | Electrochemical synthesis of quasi-periodic quantum dot and nanostructure arrays |
US5753948A (en) * | 1996-11-19 | 1998-05-19 | International Business Machines Corporation | Advanced damascene planar stack capacitor fabrication method |
WO1998048456A1 (en) * | 1997-04-24 | 1998-10-29 | Massachusetts Institute Of Technology | Nanowire arrays |
US6140767A (en) * | 1997-04-25 | 2000-10-31 | Sarnoff Corporation | Plasma display having specific substrate and barrier ribs |
US6016269A (en) * | 1998-09-30 | 2000-01-18 | Motorola, Inc. | Quantum random address memory with magnetic readout and/or nano-memory elements |
US6128214A (en) * | 1999-03-29 | 2000-10-03 | Hewlett-Packard | Molecular wire crossbar memory |
KR20010011136A (en) * | 1999-07-26 | 2001-02-15 | 정선종 | Structure of a triode-type field emitter using nanostructures and method for fabricating the same |
US6165911A (en) * | 1999-12-29 | 2000-12-26 | Calveley; Peter Braden | Method of patterning a metal layer |
-
2000
- 2000-03-01 US US09/516,989 patent/US6294450B1/en not_active Expired - Lifetime
-
2001
- 2001-02-22 EP EP01912948A patent/EP1301944A2/en not_active Withdrawn
- 2001-02-22 WO PCT/US2001/005734 patent/WO2001065600A2/en active Application Filing
- 2001-02-22 JP JP2001564392A patent/JP2004500250A/en active Pending
- 2001-02-22 KR KR1020027011346A patent/KR100744884B1/en active IP Right Grant
- 2001-06-20 US US09/886,355 patent/US6407443B2/en not_active Expired - Lifetime
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080296785A1 (en) * | 2002-10-28 | 2008-12-04 | Kamins Theodore I | Method of forming catalyst nanoparticles for nanowire growth and other applications |
US7378347B2 (en) | 2002-10-28 | 2008-05-27 | Hewlett-Packard Development Company, L.P. | Method of forming catalyst nanoparticles for nanowire growth and other applications |
US20060160276A1 (en) * | 2002-12-14 | 2006-07-20 | Brown Thomas M | Electronic devices |
US7935565B2 (en) * | 2002-12-14 | 2011-05-03 | Plastic Logic Limited | Electronic devices |
US20110207300A1 (en) * | 2002-12-14 | 2011-08-25 | Plastic Logic Limited | Electronic devices |
US20130260058A1 (en) * | 2002-12-14 | 2013-10-03 | Plastic Logic Limited | Electronic devices |
US7132298B2 (en) | 2003-10-07 | 2006-11-07 | Hewlett-Packard Development Company, L.P. | Fabrication of nano-object array |
GB2422378A (en) * | 2003-10-07 | 2006-07-26 | Hewlett Packard Development Co | Fabrication of nanowires |
CN1890406B (en) * | 2003-10-07 | 2010-12-15 | 惠普开发有限公司 | Fabrication of nano-object array |
DE112004001881B4 (en) * | 2003-10-07 | 2017-01-26 | Samsung Electronics Co., Ltd. | Process for the production of nanowires |
US7223611B2 (en) | 2003-10-07 | 2007-05-29 | Hewlett-Packard Development Company, L.P. | Fabrication of nanowires |
US20050072967A1 (en) * | 2003-10-07 | 2005-04-07 | Pavel Kornilovich | Fabrication of nanowires |
GB2422378B (en) * | 2003-10-07 | 2008-05-21 | Hewlett Packard Development Co | Fabrication of nanowires |
WO2005038093A3 (en) * | 2003-10-07 | 2005-08-04 | Hewlett Packard Development Co | Fabrication of nanowires |
WO2005038093A2 (en) * | 2003-10-07 | 2005-04-28 | Hewlett-Packard Development Company, L.P. | Fabrication of nanowires |
US20050074911A1 (en) * | 2003-10-07 | 2005-04-07 | Pavel Kornilovich | Fabricationof nano-object array |
EP1547970A3 (en) * | 2003-12-23 | 2005-11-16 | Hewlett-Packard Development Company, L.P. | Fabrication of Nano-object array |
EP1547970A2 (en) * | 2003-12-23 | 2005-06-29 | Hewlett-Packard Development Company, L.P. | Fabrication of Nano-object array |
US20080009121A1 (en) * | 2005-06-29 | 2008-01-10 | Qingqiao Wei | Fabrication of Aligned Nanowire Lattices |
US7727855B2 (en) | 2005-06-29 | 2010-06-01 | Hewlett-Packard Development Company, L.P. | Fabrication of aligned nanowire lattices |
US7276424B2 (en) | 2005-06-29 | 2007-10-02 | Hewlett-Packard Development Company, L.P. | Fabrication of aligned nanowire lattices |
US20070004222A1 (en) * | 2005-06-29 | 2007-01-04 | Qingqiao Wei | Fabrication of aligned nanowire lattices |
US20090196826A1 (en) * | 2007-12-18 | 2009-08-06 | Board Of Regents, The University Of Texas System | Compositions and methods of making non-spherical micro- and nano-particles |
US20090242869A1 (en) * | 2008-03-25 | 2009-10-01 | Ibm | Super lattice/quantum well nanowires |
US8273591B2 (en) * | 2008-03-25 | 2012-09-25 | International Business Machines Corporation | Super lattice/quantum well nanowires |
US8878259B2 (en) | 2008-03-25 | 2014-11-04 | International Business Machines Corporation | Super lattice/quantum well nanowires |
Also Published As
Publication number | Publication date |
---|---|
US6294450B1 (en) | 2001-09-25 |
KR20020088075A (en) | 2002-11-25 |
WO2001065600A2 (en) | 2001-09-07 |
KR100744884B1 (en) | 2007-08-01 |
EP1301944A2 (en) | 2003-04-16 |
WO2001065600A3 (en) | 2002-02-14 |
US6407443B2 (en) | 2002-06-18 |
JP2004500250A (en) | 2004-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6407443B2 (en) | Nanoscale patterning for the formation of extensive wires | |
Chen et al. | Atomic level deposition to extend Moore’s law and beyond | |
Martın et al. | Ordered magnetic nanostructures: fabrication and properties | |
US7368395B2 (en) | Method for fabricating a nano-imprinting mold | |
US5948470A (en) | Method of nanoscale patterning and products made thereby | |
US6248674B1 (en) | Method of aligning nanowires | |
CN108557758B (en) | Method for growing nanowire array by guiding steps of circularly alternately etching homogeneous multistage slope surface | |
US20070228523A1 (en) | Reduction of a feature dimension in a nano-scale device | |
Lan et al. | Ordering, positioning and uniformity of quantum dot arrays | |
Cummins et al. | Using block copolymers as infiltration sites for development of future nanoelectronic devices: Achievements, barriers, and opportunities | |
Deng et al. | Self-assembly of quantum-dot molecules: heterogeneous nucleation of SiGe islands on Si (100) | |
US20070102111A1 (en) | Controlled nanotube fabrication and uses | |
US20070037365A1 (en) | Semiconductor nanostructures and fabricating the same | |
EP1559678A2 (en) | Nanostructures and methods of making the same | |
Schmidt et al. | Nanotechnology—bottom-up meets top-down | |
Zhang et al. | Emergence of nanowires | |
JP5152715B2 (en) | Three-dimensional fine processing method and three-dimensional fine structure | |
Hull et al. | Synthesis and functionalization of epitaxial quantum dot nanostructures for nanoelectronic architectures | |
Cojocaru et al. | Semiconductor and insulator nanostructures: challenges and opportunities | |
JP5494992B2 (en) | 3D microfabricated substrate | |
Bandyopadhyay et al. | Self-assembled networks with neural computing attributes | |
WO2005101470A1 (en) | Method of three-dimensional microfabrication and high-density three-dimensional fine structure | |
Requicha | Nanoparticle patterns | |
Lee et al. | Evolution of Self-Assembled InGaAs Tandem Nanostructures Consisting a Hole and Pyramid on Type-A High-Index GaAs Substrates by Droplet Epitaxy | |
Lagally | Strain engineered silicon nanomembranes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:018407/0339 Effective date: 20061016 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;HEWLETT-PACKARD COMPANY;REEL/FRAME:026198/0139 Effective date: 20101019 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |