US20010045855A1 - Variable delay circuit and semiconductor integrated circuit having the same - Google Patents
Variable delay circuit and semiconductor integrated circuit having the same Download PDFInfo
- Publication number
- US20010045855A1 US20010045855A1 US09/843,818 US84381801A US2001045855A1 US 20010045855 A1 US20010045855 A1 US 20010045855A1 US 84381801 A US84381801 A US 84381801A US 2001045855 A1 US2001045855 A1 US 2001045855A1
- Authority
- US
- United States
- Prior art keywords
- signal
- circuit
- delay
- delayed
- selecting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 18
- 230000003111 delayed effect Effects 0.000 claims abstract description 90
- 230000004913 activation Effects 0.000 claims description 38
- 230000003213 activating effect Effects 0.000 claims description 9
- 238000007664 blowing Methods 0.000 claims description 4
- 230000005540 biological transmission Effects 0.000 description 17
- 238000010586 diagram Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 101100109978 Arabidopsis thaliana ARP3 gene Proteins 0.000 description 1
- 101100163122 Arabidopsis thaliana ARPC2A gene Proteins 0.000 description 1
- 101100191082 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) GLC7 gene Proteins 0.000 description 1
- 101100427547 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) ULS1 gene Proteins 0.000 description 1
- 101100030351 Schizosaccharomyces pombe (strain 972 / ATCC 24843) dis2 gene Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 101150117607 dis1 gene Proteins 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00058—Variable delay controlled by a digital setting
Definitions
- the present invention relates to a variable delay circuit which is capable of setting delay time to a predetermined value. Especially, this invention relates to a technology for reducing power consumption of the variable delay circuit.
- FIG. 1 shows a variable delay circuit of the prior art.
- the variable delay circuit has a delay circuit 2 in which delay stages 2 a are connected in cascade and a selector 4 .
- the delay circuit 2 receives an input signal IN at the initial delay stage 2 a and outputs delayed signals DT 1 , DT 2 , . . . , DTn- 1 , DTn from each of the delay stages 2 a, respectively.
- the delayed signals DT 0 to DTn are also referred to as the delayed signal DT, collectively.
- the selector 4 receives the delayed signals DT 0 , DT 1 , . . . , DTn- 1 , DTn and selecting signals SS 0 , SS 1 , . . .
- the selecting signals SS 0 to SSn are also referred to as the selecting signal SS, collectively.
- the selecting signals SS are outputted from a not-shown control circuit and any of these is activated.
- the selector 4 selects the delayed signal DT which corresponds to the activated selecting signal SS and outputs the selected delayed signal DT as a delayed output signal OUT.
- the variable delay circuit operates as the circuit which delays the input signal IN by a predetermined time according to the selecting signal SS.
- variable delay circuit when the aforesaid variable delay circuit receives a change of the input signal IN, it transmits the change of the input signal IN by successively operating all of the delay stages 2 a.
- the selector 4 receives the activation of the selecting signal SS 1 to select the delayed signal DT 1 , the delay stages 2 a subsequent to the delay stage 2 a which outputs the delayed signal DT 1 successively output the delayed signal DT 2 , DT 3 , . . . , DTn.
- the variable delay circuit of the prior art has a problem of wastefully consuming power because the unnecessary delay stages 2 a are operated.
- it is necessary to increase the delay stages 2 a in number in which case the power consumption of the variable delay circuit is increased.
- the variable delay circuit has a delay circuit and a selector.
- the delay circuit is formed of a plurality of delay stages connected in cascade.
- the delay circuit receives an input signal at the initial delay stage and respectively outputs a delayed signal which is the input signal delayed, from the delay stages.
- the selector receives the delayed signals and selecting signals respectively corresponding to the delayed signals.
- the selector selects the delayed signal corresponding to an activated selecting signal and outputs the selected delayed signal as a delayed output signal.
- the delay stage(s) subsequent to the delay stage outputting the delayed signal selected by the selector is/are fixed (inactivated). Not operating unnecessary delay stages can prevent wasteful power consumption.
- each of the delay stages has a disable terminal for stopping its operation upon receiving activation of the selecting signal corresponding to the delayed signal supplied from the previous delay stage. Further, the delay stage receiving the activated selecting signal at the disable terminal is fixed (inactivated). Since the delay stage(s) subsequent to the inactivated delay stage stop(s) its operation, wasteful power consumption can be avoided. Moreover, unnecessary delay stages are inactivated by receiving, at the disable terminal, the selecting signal used in the selector so that the variable delay circuit with low power consumption can be easily structured.
- a semiconductor integrated circuit has an adjusting circuit for adjusting an operation timing of an internal circuit.
- the adjusting circuit has an activation control circuit for activating any of the selecting signals. Further, the activation control circuit activates any of the selecting signals so that the delayed output signal which is the input signal delayed by a predetermined time is outputted from the variable delay circuit, thereby adjusting the operation timing of the internal circuit. Namely, an operation margin of the internal circuit is evaluated.
- the adjusting circuit in the semiconductor integrated circuit has a fuse circuit for activating any of the selecting signals by blowing a fuse and a selecting circuit for validating either an activation of the selecting signal by the activation control circuit or an activation of the selecting signal by the fuse circuit.
- the selecting circuit first switches from the fuse circuit to the activation control circuit to operate the internal circuit, whereby the delayed output signal to be output at an optimal timing is determined.
- the selecting circuit switches from the activation control circuit to the fuse circuit, and a predetermined fuse in the fuse circuit is blown so that the delayed output signal is always outputted at an optimal timing from the variable delay circuit. Namely, trimming the delayed output signal is carried out.
- FIG. 1 is a block diagram showing a variable delay circuit of the prior art
- FIG. 2 is a block diagram showing a basic principle of a variable delay circuit according to the present invention.
- FIG. 3 is a block diagram showing a first embodiment of the variable delay circuit and a semiconductor integrated circuit having the variable delay circuit according to the present invention
- FIG. 4 is a block diagram showing the variable delay circuit of FIG. 3 in detail
- FIG. 5 is a block diagram showing a second embodiment of the variable delay circuit in detail
- FIG. 6 is a block diagram showing a third embodiment of the variable delay circuit in detail.
- FIG. 7 is a block diagram showing a fourth embodiment of the variable delay circuit in detail.
- FIG. 2 is a block diagram showing a basic principle of a variable delay circuit according to the present invention.
- the variable delay circuit has a delay circuit 6 in which a plurality of delay stages 6 a are connected in cascade, and a selector 4 .
- the delay circuit 6 receives an input signal IN at the initial delay stage 6 a, and outputs delayed signals DT 1 , DT 2 , . . . , DTn- 1 , DTn from each of the delay stages 6 a, respectively.
- Each delay stage 6 a receives a selecting signal SS which corresponds to the delayed signal DT supplied from the previous stage as a disable signal DIS (DIS 1 , DIS 2 , . . . , DISn) at a disable terminal (not shown).
- the selector 4 is the same circuit as the prior art.
- the selector 4 selects the delayed signals DT 0 to DTn which correspond to the activated selecting signals SS 0 to SSn and outputs the selected delayed signal DT as a delayed output signal OUT.
- the selecting signals SS 0 to SSn are outputted from a not-shown control circuit and any of these is activated.
- the delay stage 6 a which receives the activated selecting signal SS (disable signal DIS) at the disable terminal is inactivated.
- the output level of the inactivated delayed stage 6 a is fixed. Therefore, the inactivated delay stage 6 a does not transmit the delay signal DT from the previous stage to the subsequent stage. In other words, the inactivated delay stage 6 a and the delay stages 6 a subsequent to this delay stage 6 a stop their operations. Thereby, wasteful power consumption is avoided. Further, the unnecessary delay stages 6 a are inactivated by utilizing the selecting signal SS used in the selector 4 so that the variable delay circuit with low power consumption can be easily structured.
- FIG. 3 shows a first embodiment of the variable delay circuit and a semiconductor integrated circuit having the variable delay circuit according to the present invention.
- the semiconductor integrated circuit is formed as DRAM by, for example, using a CMOS process on a silicon substrate.
- the semiconductor integrated circuit has an adjusting circuit 10 , a decoder 11 , an internal circuit 12 having memory cells, a sense amplifier, and the like, a variable delay circuit 14 , and a not-shown input/output circuit and a control circuit.
- the adjusting circuit 10 has an activation control circuit 10 a, a fuse circuit 10 b and a plurality of selecting circuits 10 c.
- the activation control circuit 10 a is the circuit for controlling activation signals ACT 0 to ACTm (hereinafter also referred to as the activation signal ACT collectively) by being controlled by the not-shown control circuit.
- a predetermined activation signal ACT is activated by a control signal (not shown).
- the fuse circuit 10 b has a plurality of fuses (not shown) which are made of polysilicon or the like.
- the fuse circuit 10 b is the circuit for controlling a plurality of fuse signals FUS 0 to FUSm (hereinafter also referred to as the fuse signal FUS collectively) which correspond respectively to the activation signals ACT 0 to ACTm, according to a blowout of the fuse like the above. It is impossible to inactivate the fuse signal FUS again which has been activated by blowing the fuse.
- the plurality of selecting circuits 10 c respectively receive the activation signals ACT 0 to ACTm and the fuse signals FUS 0 to FUSm, and output any of the activation signals ACT 0 to ACTm or the fuse signals FUS 0 to FUSm as selecting signals S 0 to Sm (hereinafter also referred to as the selecting signal S collectively) by a control signal CNT.
- the selecting circuits 10 c validate either an activation of the selecting signal by the activation control circuit 10 a or an activation of the selecting signal by the fuse circuit 10 b.
- the decoder 11 receives the selecting signal S and activates any of selecting signals SS.
- the variable delay circuit 14 receives the input signal IN and the selecting signal SS and outputs the delayed output signal OUT which is generated by delaying the input signal IN by a predetermined time.
- the delayed output signal OUT is used, for example, as a timing signal for activating the sense amplifier of the internal circuit 12 .
- the sense amplifier is activated when the delayed output signal OUT is at the low level. Namely, the delayed output signal OUT is used according to negative logic.
- FIG. 4 shows the variable delay circuit 14 in detail.
- the variable delay circuit 14 has a delay circuit 16 in which a plurality of delay stages 16 a are connected in cascade and a selector 18 .
- the delay stage 16 a of the delay circuit 16 is constructed of an AND circuit which consists of an NAND gate and an inverter.
- the delay circuit 16 receives an inverting signal of the input signal IN at the initial delay stage 16 a, and outputs delayed signals DT 1 , DT 2 , . . . , DTn- 1 , DTn from the delay stages 16 a, respectively.
- the respective delay stages 16 a receive selecting signals SS 0 to SSn- 1 which correspond to the delayed signals DT 0 to DTn- 1 supplied from the previous stage at a disable terminal (an input of the NAND gates), respectively.
- the selector 18 has a plurality of CMOS transmission gates 18 a which correspond to the delayed signals DT, respectively.
- the CMOS transmission gates 18 a respectively receive the delayed signals DT at one input/output terminals.
- the other input/output terminals of the CMOS transmission gates 18 a are connected to each other, and to the inverter 18 b.
- the CMOS transmission gates 18 a are controlled by the selecting signals SS and the inverting signals of the selecting signals SS, are conducted when the selecting signals SS are at the low level.
- the inverter 18 b outputs the received signals as the delayed output signal OUT.
- an operation test is executed to a plurality of the semiconductor integrated circuits which are connected in a shape of a wafer.
- the activation control circuit 10 a as shown in FIG. 3 activates the activation signals ACT 0 to ACTm successively. At this moment, the fuse signal FUS is inactivated (low level).
- the selecting circuits 10 c output the activation signal ACT to the decoder 11 as the selecting signal.
- the decoder 11 activates any of the selecting signals SS.
- the CMOS transmission gate 18 a which receives the activated selecting signal SS is turned on and transmits a predetermined delayed signal DT to the inverter 18 b.
- the inverter 18 b inverts the received delayed signal DT and outputs it as the delayed output signal OUT.
- the selecting signal SS 1 is activated
- the delayed signal DT 1 which is delayed by a delay time of one delay stage 16 a with respect to the input signal IN is outputted as the delayed output signal OUT.
- the delay stage 16 a is activated by receiving the inactivated selecting signal SS (high level) at the disable terminal.
- the delay stage 16 a is inactivated by receiving the activated selecting signal SS (low level) at the disable terminal and keeps on outputting the delayed signal DT at the low level. That is, the output level of the inactivated delay stage 16 a is fixed. For example, when the selecting signal SS 1 is activated, the delay stage 16 a which receives the delay signal DT 1 is inactivated to output the delayed signal DT 2 at the low level.
- the delay stage 16 a which receives the delayed signal DT 2 at the low level is inactivated to output the delayed signal DT 3 (not shown) at the low level.
- the delay stage 16 a which receives the activated selecting signal SS and the subsequent delay stages are inactivated to stop these operations. Actually, these keep on outputting the delayed signal DT at the low level. Since the delay stages 16 a and the circuits which receive the output from the delay stages 16 a are made of CMOS circuits, power consumption of the inactivated delay stages 16 a becomes practically zero. Therefore, the power consumption of the variable delay circuit 14 is substantially decreased as compared with that of the prior art.
- timing of the delayed output signal OUT at which the sense amplifier optimally operates (that is, the activation signal ACT to be activated at that moment) is determined.
- the control signal CNT is inactivated (low level) during the operation of the semiconductor integrated circuit by blowing a predetermined fuse, so that the fuse signal FUS which corresponds to the above activation signal ACT is always activated and a predetermined selecting signal SS is always activated.
- the activation control circuit 10 a is allowed to activate the optional selecting signal SS even after the blowout of the fuse.
- the delay stage 16 a which receives the activated selecting signal SS and the subsequent stages thereto are inactivated to stop these operations, as described above. Therefore, power consumption of the variable delay circuit 14 is substantially decreased as compared with the prior art.
- the semiconductor integrated circuits are assembled in package, and shipped after a final operation test is executed.
- the inactivated delay stages 16 a keep on outputting the delayed signals DT at the low level. Therefore, even when the CMOS transmission gate 18 a which should be turned off is turned on due to power supply noise or the like, the delayed output signal OUT maintains the inactivated state (high level). Thereby, a malfunction of the sense amplifier due to the noise can be prevented.
- the delay stage 16 a which is inactivated by the selecting signal SS and the subsequent delay stages 16 a thereto stop their operations. Since the unnecessary delay stages 16 a are not operated, wasteful power consumption can be avoided.
- the delay stages 16 a are inactivated by utilizing the selecting signals SS used in the selector 18 . Therefore, the variable delay circuit with low power consumption can be easily structured.
- the activation control circuit 10 a for activating the predetermined selecting signal SS is provided. Thereby, the selecting signals are activated successively during the operation test so that an operational margin of the internal circuit 12 can be evaluated and optimal timing of the delayed output signal OUT can be evaluated.
- the predetermined selecting signal SS is activated under the control of either the activation control circuit 10 a or the fuse circuit 10 b. Therefore, the predetermined fuse of the fuse circuit 10 b is blown based on an evaluation of electric characteristics of the internal circuit 12 , thereby allowing the delayed output signal OUT to be always outputted at an optimal timing.
- FIG. 5 shows a second embodiment of the variable delay circuit according to the present invention.
- the same numerals are given to the same circuits/signals with the circuits/signals which are explained in the first embodiment, and detailed explanations thereof are omitted.
- a delay circuit 22 which is formed in the variable delay circuit of this embodiment is different from that of the first embodiment.
- the rest of the structure is the same with that of the first embodiment.
- the delay circuit 22 is structured by connecting a plurality of delay stages 22 a in cascade.
- the delay stage 22 a has an OR circuit which consists of a NOR gate and an inverter.
- the delay circuit 22 receives an inverting signal of an input signal IN at the initial delay stage 22 a, and outputs delayed signals DT 1 , DT 2 , . . . , DTn- 1 , DTn from each of the delay stages 22 a, respectively.
- the respective delay stages 22 a receive inverting signals of selecting signals SS 0 to SSn- 1 which correspond to the delayed signals DT 0 to DTn- 1 supplied from the previous stage at a disable terminal (an input of the NOR gates), respectively.
- the delay stages 22 a are inactivated by the activation (low level) of the selecting signals SS, and output the delayed signals DT at the high level. For this reason, a malfunction due to noise can be prevented when a delayed output signal OUT is used according to positive logic. That is, even when a CMOS transmission gate 18 a which should be off is turned on due to power supply noise or the like, the delayed output signal OUT maintains the inactivated state (low level).
- FIG. 6 shows a third embodiment of the variable delay circuit according to the present invention.
- the same numerals are given to the same circuits/signals with the circuits/signals which are explained in the first embodiment, and detailed explanations thereof are omitted.
- a delay circuit 24 which is formed in the variable delay circuit of this embodiment is different from that of the first embodiment.
- the rest of the structure is the same with that of the first embodiment.
- the delay circuit 24 is structured by connecting a plurality of delay stages 24 a in cascade.
- the delay circuit 24 receives an inverting signal of an input signal IN at the initial delay stage 24 a and outputs delayed signals DT 1 , DT 2 , . . . , DTn- 1 , DTn from each of the delay stages 24 a, respectively.
- the respective delay stages 24 a receive selecting signals SS 0 to SSn- 1 which correspond to the delayed signals DT 0 to DTn- 1 supplied from the previous stage and inverting signals thereof /SS 0 to /SSn- 1 , respectively.
- Each delay stage 24 a has a CMOS transmission gate, an inverter array which includes two inverters and an nMOS transistor.
- One input/output terminal of the CMOS transmission gate is connected to an input terminal and the other input/output terminal thereof is connected to an input terminal of the inverter array.
- the inverter array outputs the delayed signal DT.
- the nMOS transistor receives the inverting signal /SS of the selecting signal at the gate (disable terminal), connects a drain to the other input/output terminal of the CMOS transmission gate, and connects a source to a ground line.
- Inputs (disable terminals) of the CMOS transmission gate are controlled by the selecting signal SS (SS 0 to SSn- 1 ) and the inverting signal /SS (/SS 0 to /SSn- 1 ) of the selecting signal SS, and is conducted when the selecting signal SS is at the high level.
- the delay stages 24 a which receive the activation of the selecting signals SS (low level) output the delayed signals DT at the low level by turning off the CMOS transmission gates and turning on the nMOS transistors.
- the rest of the operations are the same with those of the aforesaid first embodiment.
- variable delay circuit [0054] The same effects as those in the aforementioned first embodiment can be obtained with the variable delay circuit according to this embodiment.
- FIG. 7 shows a fourth embodiment of the variable delay circuit according to the present invention.
- the same numerals are given to the same circuits/signals with the circuits/signals which are explained in the first and the third embodiments, and detailed explanations thereof are omitted.
- a delay circuit 26 which is formed in the variable delay circuit of this embodiment is different from that of the third embodiment.
- the rest of the structure is the same with that of the third embodiment.
- the delay circuit 26 is structured by connecting a plurality of delay stages 26 a in cascade.
- the delay circuit 26 receives an inverting signal of an input signal IN at the initial delay stage 26 a and outputs delayed signals DT 1 , DT 2 , . . . , DTn- 1 , DTn from each of the delay stages 26 a, respectively.
- the respective delay stages 26 a receive selecting signals SS 0 to SSn- 1 which correspond to the delayed signals DT 0 to DTn- 1 supplied from the previous stage and inverting signals thereof /SS 0 to /SSn- 1 , respectively.
- Each delay stage 26 a has a CMOS transmission gate, an inverter array which comprises two inverters and a pMOS transistor.
- One input/output terminal of the CMOS transmission gate is connected to an input terminal and the other input/output terminal thereof is connected to an input terminal of the inverter array.
- the inverter array outputs the delayed signal DT.
- the pMOS transistor receives the selecting signal SS at the gate (disable terminal), connects a drain to the other input/output terminal of the CMOS transmission gate, and connects a source to a power supply line.
- Inputs (disable terminals) of the CMOS transmission gate are controlled by the selecting signal SS (SS 0 to SSn- 1 ) and the inverting signal /SS (/SS 0 to /SSn- 1 ) of the selecting signal SS, and is conducted when the selecting signal SS is at the high level.
- the delay stages 26 a which receive the activation of the selecting signals SS (low level) output the delayed signals DT at the high level by turning off the CMOS transmission gates and turning on the pMOS transistors.
- the rest of the operations are the same with those of the aforesaid first and second embodiments.
- the delayed output signal OUT is used as the timing signal for activating the sense amplifier.
- the present invention is not limited to these embodiments.
- the delayed output signal OUT may be used as a timing signal for activating a ward line or a column line.
- the variable delay circuit of the present invention may be used as a delay circuit of a clock signal of clock synchronous type DRAM (for example, SDRAM).
- the present invention is not limited to these embodiments.
- the present invention may be applied to other semiconductor memory such as SRAM, microcomputer, logic LSI, or system LSI.
- the semiconductor fabrication process to which the present invention is applied is not limited to the CMOS process, but may be a Bi-CMOS process.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a variable delay circuit which is capable of setting delay time to a predetermined value. Especially, this invention relates to a technology for reducing power consumption of the variable delay circuit.
- 2. Description of the Related Art
- FIG. 1 shows a variable delay circuit of the prior art.
- The variable delay circuit has a
delay circuit 2 in whichdelay stages 2 a are connected in cascade and aselector 4. Thedelay circuit 2 receives an input signal IN at theinitial delay stage 2 a and outputs delayed signals DT1, DT2, . . . , DTn-1, DTn from each of thedelay stages 2 a, respectively. Hereinafter, the delayed signals DT0 to DTn are also referred to as the delayed signal DT, collectively. Theselector 4 receives the delayed signals DT0, DT1, . . . , DTn-1, DTn and selecting signals SS0, SS1, . . . , SSn-1, SSn which correspond to the delayed signals DT like the above, respectively. Hereinafter, the selecting signals SS0 to SSn are also referred to as the selecting signal SS, collectively. The selecting signals SS are outputted from a not-shown control circuit and any of these is activated. Theselector 4 selects the delayed signal DT which corresponds to the activated selecting signal SS and outputs the selected delayed signal DT as a delayed output signal OUT. As a result, the variable delay circuit operates as the circuit which delays the input signal IN by a predetermined time according to the selecting signal SS. - Note that, when the aforesaid variable delay circuit receives a change of the input signal IN, it transmits the change of the input signal IN by successively operating all of the
delay stages 2 a. For example, when theselector 4 receives the activation of the selecting signal SS1 to select the delayed signal DT1, thedelay stages 2 a subsequent to thedelay stage 2 a which outputs the delayed signal DT1 successively output the delayed signal DT2, DT3, . . . , DTn. Thus, the variable delay circuit of the prior art has a problem of wastefully consuming power because theunnecessary delay stages 2 a are operated. Especially, when increasing a change amount of delay time or setting the delay time at smaller intervals, it is necessary to increase thedelay stages 2 a in number, in which case the power consumption of the variable delay circuit is increased. - It is an object of the present invention to reduce power consumption of a variable delay circuit which is capable of setting a predetermined delay time.
- According to one aspect of the present invention, the variable delay circuit has a delay circuit and a selector. The delay circuit is formed of a plurality of delay stages connected in cascade. The delay circuit receives an input signal at the initial delay stage and respectively outputs a delayed signal which is the input signal delayed, from the delay stages. The selector receives the delayed signals and selecting signals respectively corresponding to the delayed signals. The selector selects the delayed signal corresponding to an activated selecting signal and outputs the selected delayed signal as a delayed output signal. The delay stage(s) subsequent to the delay stage outputting the delayed signal selected by the selector is/are fixed (inactivated). Not operating unnecessary delay stages can prevent wasteful power consumption.
- According to another aspect of the present invention, each of the delay stages has a disable terminal for stopping its operation upon receiving activation of the selecting signal corresponding to the delayed signal supplied from the previous delay stage. Further, the delay stage receiving the activated selecting signal at the disable terminal is fixed (inactivated). Since the delay stage(s) subsequent to the inactivated delay stage stop(s) its operation, wasteful power consumption can be avoided. Moreover, unnecessary delay stages are inactivated by receiving, at the disable terminal, the selecting signal used in the selector so that the variable delay circuit with low power consumption can be easily structured.
- According to still another aspect of the present invention, a semiconductor integrated circuit has an adjusting circuit for adjusting an operation timing of an internal circuit. The adjusting circuit has an activation control circuit for activating any of the selecting signals. Further, the activation control circuit activates any of the selecting signals so that the delayed output signal which is the input signal delayed by a predetermined time is outputted from the variable delay circuit, thereby adjusting the operation timing of the internal circuit. Namely, an operation margin of the internal circuit is evaluated.
- According to another aspect of the present invention, the adjusting circuit in the semiconductor integrated circuit has a fuse circuit for activating any of the selecting signals by blowing a fuse and a selecting circuit for validating either an activation of the selecting signal by the activation control circuit or an activation of the selecting signal by the fuse circuit. In this semiconductor integrated circuit, the selecting circuit first switches from the fuse circuit to the activation control circuit to operate the internal circuit, whereby the delayed output signal to be output at an optimal timing is determined. Next, the selecting circuit switches from the activation control circuit to the fuse circuit, and a predetermined fuse in the fuse circuit is blown so that the delayed output signal is always outputted at an optimal timing from the variable delay circuit. Namely, trimming the delayed output signal is carried out.
- The nature, principle, and utility of the invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings in which like parts are designated by identical reference numbers, in which:
- FIG. 1 is a block diagram showing a variable delay circuit of the prior art;
- FIG. 2 is a block diagram showing a basic principle of a variable delay circuit according to the present invention;
- FIG. 3 is a block diagram showing a first embodiment of the variable delay circuit and a semiconductor integrated circuit having the variable delay circuit according to the present invention;
- FIG. 4 is a block diagram showing the variable delay circuit of FIG. 3 in detail;
- FIG. 5 is a block diagram showing a second embodiment of the variable delay circuit in detail;
- FIG. 6 is a block diagram showing a third embodiment of the variable delay circuit in detail, and
- FIG. 7 is a block diagram showing a fourth embodiment of the variable delay circuit in detail.
- Hereinafter, the preferred embodiments of the present invention will be explained with reference to the drawings. Signal lines shown by bold lines in the respective drawings mean that each of these is structured by a plurality of the lines. Moreover, a part of a circuit to which the bold line is connected is structured by a plurality of components. The same numerals are given to the same circuits/signals with the circuits which are explained in the description of the related art, and detailed explanations thereof are omitted.
- FIG. 2 is a block diagram showing a basic principle of a variable delay circuit according to the present invention.
- The variable delay circuit has a
delay circuit 6 in which a plurality ofdelay stages 6 a are connected in cascade, and aselector 4. Thedelay circuit 6 receives an input signal IN at theinitial delay stage 6 a, and outputs delayed signals DT1, DT2, . . . , DTn-1, DTn from each of thedelay stages 6 a, respectively. Eachdelay stage 6 a receives a selecting signal SS which corresponds to the delayed signal DT supplied from the previous stage as a disable signal DIS (DIS1, DIS2, . . . , DISn) at a disable terminal (not shown). Theselector 4 is the same circuit as the prior art. Theselector 4 selects the delayed signals DT0 to DTn which correspond to the activated selecting signals SS0 to SSn and outputs the selected delayed signal DT as a delayed output signal OUT. The selecting signals SS0 to SSn are outputted from a not-shown control circuit and any of these is activated. - In the variable delay circuit, the
delay stage 6 a which receives the activated selecting signal SS (disable signal DIS) at the disable terminal is inactivated. The output level of the inactivated delayedstage 6 a is fixed. Therefore, theinactivated delay stage 6 a does not transmit the delay signal DT from the previous stage to the subsequent stage. In other words, theinactivated delay stage 6 a and the delay stages 6 a subsequent to thisdelay stage 6 a stop their operations. Thereby, wasteful power consumption is avoided. Further, the unnecessary delay stages 6 a are inactivated by utilizing the selecting signal SS used in theselector 4 so that the variable delay circuit with low power consumption can be easily structured. - FIG. 3 shows a first embodiment of the variable delay circuit and a semiconductor integrated circuit having the variable delay circuit according to the present invention.
- The semiconductor integrated circuit is formed as DRAM by, for example, using a CMOS process on a silicon substrate. The semiconductor integrated circuit has an adjusting
circuit 10, adecoder 11, aninternal circuit 12 having memory cells, a sense amplifier, and the like, avariable delay circuit 14, and a not-shown input/output circuit and a control circuit. - The adjusting
circuit 10 has anactivation control circuit 10 a, afuse circuit 10 b and a plurality of selectingcircuits 10 c. Theactivation control circuit 10 a is the circuit for controlling activation signals ACT0 to ACTm (hereinafter also referred to as the activation signal ACT collectively) by being controlled by the not-shown control circuit. A predetermined activation signal ACT is activated by a control signal (not shown). Thefuse circuit 10 b has a plurality of fuses (not shown) which are made of polysilicon or the like. Thefuse circuit 10 b is the circuit for controlling a plurality of fuse signals FUS0 to FUSm (hereinafter also referred to as the fuse signal FUS collectively) which correspond respectively to the activation signals ACT0 to ACTm, according to a blowout of the fuse like the above. It is impossible to inactivate the fuse signal FUS again which has been activated by blowing the fuse. - The plurality of selecting
circuits 10 c respectively receive the activation signals ACT0 to ACTm and the fuse signals FUS0 to FUSm, and output any of the activation signals ACT0 to ACTm or the fuse signals FUS0 to FUSm as selecting signals S0 to Sm (hereinafter also referred to as the selecting signal S collectively) by a control signal CNT. In other words, the selectingcircuits 10 c validate either an activation of the selecting signal by theactivation control circuit 10 a or an activation of the selecting signal by thefuse circuit 10 b. - The
decoder 11 receives the selecting signal S and activates any of selecting signals SS. Thevariable delay circuit 14 receives the input signal IN and the selecting signal SS and outputs the delayed output signal OUT which is generated by delaying the input signal IN by a predetermined time. In this embodiment, the delayed output signal OUT is used, for example, as a timing signal for activating the sense amplifier of theinternal circuit 12. The sense amplifier is activated when the delayed output signal OUT is at the low level. Namely, the delayed output signal OUT is used according to negative logic. - FIG. 4 shows the
variable delay circuit 14 in detail. - The
variable delay circuit 14 has adelay circuit 16 in which a plurality of delay stages 16 a are connected in cascade and aselector 18. - The
delay stage 16 a of thedelay circuit 16 is constructed of an AND circuit which consists of an NAND gate and an inverter. Thedelay circuit 16 receives an inverting signal of the input signal IN at theinitial delay stage 16 a, and outputs delayed signals DT1, DT2, . . . , DTn-1, DTn from the delay stages 16 a, respectively. The respective delay stages 16 a receive selecting signals SS0 to SSn-1 which correspond to the delayed signals DT0 to DTn-1 supplied from the previous stage at a disable terminal (an input of the NAND gates), respectively. - The
selector 18 has a plurality ofCMOS transmission gates 18 a which correspond to the delayed signals DT, respectively. TheCMOS transmission gates 18 a respectively receive the delayed signals DT at one input/output terminals. The other input/output terminals of theCMOS transmission gates 18 a are connected to each other, and to theinverter 18 b. TheCMOS transmission gates 18 a are controlled by the selecting signals SS and the inverting signals of the selecting signals SS, are conducted when the selecting signals SS are at the low level. Theinverter 18 b outputs the received signals as the delayed output signal OUT. - Next, operations of the aforementioned circuit will be explained.
- First, after the semiconductor integrated circuits are fabricated, an operation test is executed to a plurality of the semiconductor integrated circuits which are connected in a shape of a wafer. The
activation control circuit 10 a as shown in FIG. 3 activates the activation signals ACT0 to ACTm successively. At this moment, the fuse signal FUS is inactivated (low level). By activating (high level) the control signal CNT, the selectingcircuits 10 c output the activation signal ACT to thedecoder 11 as the selecting signal. Receiving the selecting signal S, thedecoder 11 activates any of the selecting signals SS. - As shown in FIG. 4, the
CMOS transmission gate 18 a which receives the activated selecting signal SS is turned on and transmits a predetermined delayed signal DT to theinverter 18 b. Theinverter 18 b inverts the received delayed signal DT and outputs it as the delayed output signal OUT. For example, when the selecting signal SS1 is activated, the delayed signal DT1 which is delayed by a delay time of onedelay stage 16 a with respect to the input signal IN is outputted as the delayed output signal OUT. - In the
delay circuit 16, thedelay stage 16 a is activated by receiving the inactivated selecting signal SS (high level) at the disable terminal. Thedelay stage 16 a is inactivated by receiving the activated selecting signal SS (low level) at the disable terminal and keeps on outputting the delayed signal DT at the low level. That is, the output level of theinactivated delay stage 16 a is fixed. For example, when the selecting signal SS1 is activated, thedelay stage 16 a which receives the delay signal DT1 is inactivated to output the delayed signal DT2 at the low level. Thedelay stage 16 a which receives the delayed signal DT2 at the low level is inactivated to output the delayed signal DT3 (not shown) at the low level. As this result, thedelay stage 16 a which receives the activated selecting signal SS and the subsequent delay stages are inactivated to stop these operations. Actually, these keep on outputting the delayed signal DT at the low level. Since the delay stages 16 a and the circuits which receive the output from the delay stages 16 a are made of CMOS circuits, power consumption of the inactivated delay stages 16 a becomes practically zero. Therefore, the power consumption of thevariable delay circuit 14 is substantially decreased as compared with that of the prior art. - By performing the operation test, timing of the delayed output signal OUT at which the sense amplifier optimally operates (that is, the activation signal ACT to be activated at that moment) is determined. Then, the control signal CNT is inactivated (low level) during the operation of the semiconductor integrated circuit by blowing a predetermined fuse, so that the fuse signal FUS which corresponds to the above activation signal ACT is always activated and a predetermined selecting signal SS is always activated. Thereafter, by making the control signal CNT in the activation state (high level), the
activation control circuit 10 a is allowed to activate the optional selecting signal SS even after the blowout of the fuse. Thedelay stage 16 a which receives the activated selecting signal SS and the subsequent stages thereto are inactivated to stop these operations, as described above. Therefore, power consumption of thevariable delay circuit 14 is substantially decreased as compared with the prior art. - After the operation test, the semiconductor integrated circuits are assembled in package, and shipped after a final operation test is executed.
- Incidentally, the inactivated delay stages16 a keep on outputting the delayed signals DT at the low level. Therefore, even when the
CMOS transmission gate 18 a which should be turned off is turned on due to power supply noise or the like, the delayed output signal OUT maintains the inactivated state (high level). Thereby, a malfunction of the sense amplifier due to the noise can be prevented. - As described above, in this embodiment, the
delay stage 16 a which is inactivated by the selecting signal SS and the subsequent delay stages 16 a thereto stop their operations. Since the unnecessary delay stages 16 a are not operated, wasteful power consumption can be avoided. - The delay stages16 a are inactivated by utilizing the selecting signals SS used in the
selector 18. Therefore, the variable delay circuit with low power consumption can be easily structured. - The
activation control circuit 10 a for activating the predetermined selecting signal SS is provided. Thereby, the selecting signals are activated successively during the operation test so that an operational margin of theinternal circuit 12 can be evaluated and optimal timing of the delayed output signal OUT can be evaluated. - The predetermined selecting signal SS is activated under the control of either the
activation control circuit 10 a or thefuse circuit 10 b. Therefore, the predetermined fuse of thefuse circuit 10 b is blown based on an evaluation of electric characteristics of theinternal circuit 12, thereby allowing the delayed output signal OUT to be always outputted at an optimal timing. - FIG. 5 shows a second embodiment of the variable delay circuit according to the present invention. The same numerals are given to the same circuits/signals with the circuits/signals which are explained in the first embodiment, and detailed explanations thereof are omitted.
- A
delay circuit 22 which is formed in the variable delay circuit of this embodiment is different from that of the first embodiment. The rest of the structure is the same with that of the first embodiment. - The
delay circuit 22 is structured by connecting a plurality of delay stages 22 a in cascade. Thedelay stage 22 a has an OR circuit which consists of a NOR gate and an inverter. Thedelay circuit 22 receives an inverting signal of an input signal IN at theinitial delay stage 22 a, and outputs delayed signals DT1, DT2, . . . , DTn-1, DTn from each of the delay stages 22 a, respectively. The respective delay stages 22 a receive inverting signals of selecting signals SS0 to SSn-1 which correspond to the delayed signals DT0 to DTn-1 supplied from the previous stage at a disable terminal (an input of the NOR gates), respectively. - Namely, in this embodiment, the delay stages22 a are inactivated by the activation (low level) of the selecting signals SS, and output the delayed signals DT at the high level. For this reason, a malfunction due to noise can be prevented when a delayed output signal OUT is used according to positive logic. That is, even when a
CMOS transmission gate 18 a which should be off is turned on due to power supply noise or the like, the delayed output signal OUT maintains the inactivated state (low level). - The same effects as those in the aforementioned first embodiment can be obtained with the variable delay circuit according to this embodiment.
- FIG. 6 shows a third embodiment of the variable delay circuit according to the present invention. The same numerals are given to the same circuits/signals with the circuits/signals which are explained in the first embodiment, and detailed explanations thereof are omitted.
- A
delay circuit 24 which is formed in the variable delay circuit of this embodiment is different from that of the first embodiment. The rest of the structure is the same with that of the first embodiment. - The
delay circuit 24 is structured by connecting a plurality of delay stages 24 a in cascade. Thedelay circuit 24 receives an inverting signal of an input signal IN at theinitial delay stage 24 a and outputs delayed signals DT1, DT2, . . . , DTn-1, DTn from each of the delay stages 24 a, respectively. The respective delay stages 24 a receive selecting signals SS0 to SSn-1 which correspond to the delayed signals DT0 to DTn-1 supplied from the previous stage and inverting signals thereof /SS0 to /SSn-1, respectively. - Each
delay stage 24 a has a CMOS transmission gate, an inverter array which includes two inverters and an nMOS transistor. One input/output terminal of the CMOS transmission gate is connected to an input terminal and the other input/output terminal thereof is connected to an input terminal of the inverter array. The inverter array outputs the delayed signal DT. The nMOS transistor receives the inverting signal /SS of the selecting signal at the gate (disable terminal), connects a drain to the other input/output terminal of the CMOS transmission gate, and connects a source to a ground line. Inputs (disable terminals) of the CMOS transmission gate are controlled by the selecting signal SS (SS0 to SSn-1) and the inverting signal /SS (/SS0 to /SSn-1) of the selecting signal SS, and is conducted when the selecting signal SS is at the high level. - Namely, in this embodiment, the delay stages24 a which receive the activation of the selecting signals SS (low level) output the delayed signals DT at the low level by turning off the CMOS transmission gates and turning on the nMOS transistors. The rest of the operations are the same with those of the aforesaid first embodiment.
- The same effects as those in the aforementioned first embodiment can be obtained with the variable delay circuit according to this embodiment.
- FIG. 7 shows a fourth embodiment of the variable delay circuit according to the present invention. The same numerals are given to the same circuits/signals with the circuits/signals which are explained in the first and the third embodiments, and detailed explanations thereof are omitted.
- A
delay circuit 26 which is formed in the variable delay circuit of this embodiment is different from that of the third embodiment. The rest of the structure is the same with that of the third embodiment. - The
delay circuit 26 is structured by connecting a plurality of delay stages 26 a in cascade. Thedelay circuit 26 receives an inverting signal of an input signal IN at theinitial delay stage 26 a and outputs delayed signals DT1, DT2, . . . , DTn-1, DTn from each of the delay stages 26 a, respectively. The respective delay stages 26 a receive selecting signals SS0 to SSn-1 which correspond to the delayed signals DT0 to DTn-1 supplied from the previous stage and inverting signals thereof /SS0 to /SSn-1, respectively. - Each
delay stage 26 a has a CMOS transmission gate, an inverter array which comprises two inverters and a pMOS transistor. One input/output terminal of the CMOS transmission gate is connected to an input terminal and the other input/output terminal thereof is connected to an input terminal of the inverter array. The inverter array outputs the delayed signal DT. The pMOS transistor receives the selecting signal SS at the gate (disable terminal), connects a drain to the other input/output terminal of the CMOS transmission gate, and connects a source to a power supply line. Inputs (disable terminals) of the CMOS transmission gate are controlled by the selecting signal SS (SS0 to SSn-1) and the inverting signal /SS (/SS0 to /SSn-1) of the selecting signal SS, and is conducted when the selecting signal SS is at the high level. - Namely, in this embodiment, the delay stages26 a which receive the activation of the selecting signals SS (low level) output the delayed signals DT at the high level by turning off the CMOS transmission gates and turning on the pMOS transistors. The rest of the operations are the same with those of the aforesaid first and second embodiments.
- The same effects as those in the aforementioned first and second embodiments can be obtained with the variable delay circuit according to this embodiment.
- Incidentally, in the above embodiments, the example in which the delayed output signal OUT is used as the timing signal for activating the sense amplifier is described. However, it should be noted that the present invention is not limited to these embodiments. For example, the delayed output signal OUT may be used as a timing signal for activating a ward line or a column line. Moreover, the variable delay circuit of the present invention may be used as a delay circuit of a clock signal of clock synchronous type DRAM (for example, SDRAM).
- In the above-described embodiment, the example in which the present invention is applied to DRAM is described. However, the present invention is not limited to these embodiments. For example, the present invention may be applied to other semiconductor memory such as SRAM, microcomputer, logic LSI, or system LSI.
- Further, the semiconductor fabrication process to which the present invention is applied is not limited to the CMOS process, but may be a Bi-CMOS process.
- The invention is not limited to the above embodiments and various modifications may be made without departing from the spirit and the scope of the invention. Any improvement may be made in part or all of the components.
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-156843 | 2000-05-26 | ||
JP2000156843A JP3984412B2 (en) | 2000-05-26 | 2000-05-26 | Variable delay circuit and semiconductor integrated circuit having variable delay circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010045855A1 true US20010045855A1 (en) | 2001-11-29 |
US6459319B2 US6459319B2 (en) | 2002-10-01 |
Family
ID=18661569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/843,818 Expired - Lifetime US6459319B2 (en) | 2000-05-26 | 2001-04-30 | Variable delay circuit and semiconductor integrated circuit having the same |
Country Status (3)
Country | Link |
---|---|
US (1) | US6459319B2 (en) |
JP (1) | JP3984412B2 (en) |
KR (1) | KR100649062B1 (en) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6980041B2 (en) * | 2002-10-04 | 2005-12-27 | Hewlett-Packard Development Company, L.P. | Non-iterative introduction of phase delay into signal without feedback |
US6788124B1 (en) * | 2002-10-31 | 2004-09-07 | Xilinx, Inc. | Method and apparatus for reducing jitter in a delay line and a trim unit |
US7336103B1 (en) | 2004-06-08 | 2008-02-26 | Transmeta Corporation | Stacked inverter delay chain |
US7405597B1 (en) * | 2005-06-30 | 2008-07-29 | Transmeta Corporation | Advanced repeater with duty cycle adjustment |
US7142018B2 (en) | 2004-06-08 | 2006-11-28 | Transmeta Corporation | Circuits and methods for detecting and assisting wire transitions |
US7656212B1 (en) * | 2004-06-08 | 2010-02-02 | Robert Paul Masleid | Configurable delay chain with switching control for tail delay elements |
US7304503B2 (en) * | 2004-06-08 | 2007-12-04 | Transmeta Corporation | Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability |
US7173455B2 (en) | 2004-06-08 | 2007-02-06 | Transmeta Corporation | Repeater circuit having different operating and reset voltage ranges, and methods thereof |
US7498846B1 (en) | 2004-06-08 | 2009-03-03 | Transmeta Corporation | Power efficient multiplexer |
US7635992B1 (en) | 2004-06-08 | 2009-12-22 | Robert Paul Masleid | Configurable tapered delay chain with multiple sizes of delay elements |
US7071747B1 (en) | 2004-06-15 | 2006-07-04 | Transmeta Corporation | Inverting zipper repeater circuit |
US7149145B2 (en) * | 2004-07-19 | 2006-12-12 | Micron Technology, Inc. | Delay stage-interweaved analog DLL/PLL |
US7592842B2 (en) * | 2004-12-23 | 2009-09-22 | Robert Paul Masleid | Configurable delay chain with stacked inverter delay elements |
KR100663361B1 (en) * | 2005-05-17 | 2007-01-02 | 삼성전자주식회사 | delay circuit and semiconductor device comprising the same |
US20090027131A1 (en) * | 2007-07-25 | 2009-01-29 | Shingo Suzuki | Ring oscillators for cmos transistor beta ratio monitoring |
KR100915808B1 (en) | 2007-10-30 | 2009-09-07 | 주식회사 하이닉스반도체 | Delay Circuit And Delay Method of Delay Locked Loop Circuit |
KR100917641B1 (en) * | 2008-04-15 | 2009-09-17 | 주식회사 하이닉스반도체 | Delay circuit |
KR20100013167A (en) * | 2008-07-30 | 2010-02-09 | 삼성전자주식회사 | Semiconductor device for maintaining data access time |
US7961033B2 (en) * | 2008-09-19 | 2011-06-14 | Cavium Networks, Inc. | DLL-based temperature sensor |
RU2696331C1 (en) * | 2018-05-21 | 2019-08-01 | Российская Федерация, от имени которой выступает Государственная корпорация по атомной энергии "Росатом" (Госкорпорация "Росатом") | Adjustable delay circuit |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI92120C (en) * | 1992-04-15 | 1994-09-26 | Nokia Mobile Phones Ltd | Voltage controlled oscillator |
US5389843A (en) * | 1992-08-28 | 1995-02-14 | Tektronix, Inc. | Simplified structure for programmable delays |
KR960013858B1 (en) * | 1994-02-03 | 1996-10-10 | 현대전자산업 주식회사 | Data output buffer control circuit |
JPH08330918A (en) * | 1995-06-06 | 1996-12-13 | Mitsubishi Electric Corp | Variable delay circuit |
JPH09223952A (en) * | 1996-02-15 | 1997-08-26 | Mitsubishi Electric Corp | Variable delay circuit and ring oscillator and pulse width variable circuit using the variable delay circuit |
US5727021A (en) * | 1996-04-03 | 1998-03-10 | Teradyne, Inc. | Apparatus and method for providing a programmable delay with low fixed delay |
US5963074A (en) * | 1997-06-18 | 1999-10-05 | Credence Systems Corporation | Programmable delay circuit having calibratable delays |
JP3901297B2 (en) * | 1997-09-09 | 2007-04-04 | 富士通株式会社 | DLL circuit and semiconductor memory device using the same |
-
2000
- 2000-05-26 JP JP2000156843A patent/JP3984412B2/en not_active Expired - Fee Related
-
2001
- 2001-04-30 KR KR1020010023420A patent/KR100649062B1/en not_active IP Right Cessation
- 2001-04-30 US US09/843,818 patent/US6459319B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP3984412B2 (en) | 2007-10-03 |
JP2001338981A (en) | 2001-12-07 |
KR100649062B1 (en) | 2006-11-24 |
KR20010107560A (en) | 2001-12-07 |
US6459319B2 (en) | 2002-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6459319B2 (en) | Variable delay circuit and semiconductor integrated circuit having the same | |
US6459652B1 (en) | Semiconductor memory device having echo clock path | |
US20030094995A1 (en) | Fuse circuit | |
US6026036A (en) | Synchronous semiconductor memory device having set up time of external address signal reduced | |
US6630850B2 (en) | Semiconductor integrated circuit including command decoder for receiving control signals | |
US5610865A (en) | Semiconductor memory device with redundancy structure | |
KR100390242B1 (en) | Input buffer | |
US6788132B2 (en) | Voltage and time control circuits | |
US7728644B2 (en) | Skew compensation circuit | |
KR0161306B1 (en) | Semiconductor memory device | |
US5440246A (en) | Programmable circuit with fusible latch | |
JP3822405B2 (en) | Semiconductor integrated circuit device and signal transmission circuit thereof | |
US6556485B2 (en) | Output buffer capable of adjusting current drivability and semiconductor integrated circuit device having the same | |
US20070252638A1 (en) | Method and apparatus for temperature compensating off chip driver (OCD) circuit | |
US20060132183A1 (en) | Semiconductor device | |
US6812764B2 (en) | Timing control circuit for use of a semiconductor device | |
US6438013B2 (en) | Semiconductor integrated circuit and method for adjusting characteristics of the same | |
JPH10208475A (en) | Input buffer for row address strobe signal | |
JPH08130448A (en) | Variable delay circuit | |
US6300801B1 (en) | Or gate circuit and state machine using the same | |
KR20010021193A (en) | Cycle selection circuit and semiconductor memory storage using the same | |
JP2001196904A (en) | Semiconductor integrated circuit | |
KR100464397B1 (en) | Word Line Precharge Control Circuit of Semiconductor Memory Device | |
KR100238222B1 (en) | Circuit for syncronous delay line | |
KR20010066212A (en) | Fuse Program Circuit and Programming Method, Delay Circuit having the Fuse Program Circuit and Dely Control Method using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAKO, ATSUMASA;REEL/FRAME:011749/0687 Effective date: 20010424 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645 Effective date: 20081104 Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645 Effective date: 20081104 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024982/0245 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SOCIONEXT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035507/0706 Effective date: 20150302 |