US20010046738A1 - Method of forming high k tantalum pentoxide ta205 instead of ono stacked films to increase coupling ratio and improve reliability for flash memory devices - Google Patents
Method of forming high k tantalum pentoxide ta205 instead of ono stacked films to increase coupling ratio and improve reliability for flash memory devices Download PDFInfo
- Publication number
- US20010046738A1 US20010046738A1 US09/263,983 US26398399A US2001046738A1 US 20010046738 A1 US20010046738 A1 US 20010046738A1 US 26398399 A US26398399 A US 26398399A US 2001046738 A1 US2001046738 A1 US 2001046738A1
- Authority
- US
- United States
- Prior art keywords
- layer
- tantalum pentoxide
- forming
- oxide
- sccm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 title claims abstract description 55
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 title claims abstract description 54
- 238000000034 method Methods 0.000 title claims abstract description 43
- 230000008878 coupling Effects 0.000 title description 4
- 238000010168 coupling process Methods 0.000 title description 4
- 238000005859 coupling reaction Methods 0.000 title description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 46
- 229920005591 polysilicon Polymers 0.000 claims abstract description 46
- 238000005229 chemical vapour deposition Methods 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 150000002927 oxygen compounds Chemical class 0.000 claims abstract description 17
- 150000003482 tantalum compounds Chemical class 0.000 claims abstract description 17
- 238000005530 etching Methods 0.000 claims abstract description 10
- 238000010438 heat treatment Methods 0.000 claims abstract description 8
- 239000012159 carrier gas Substances 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 9
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 7
- 229910052734 helium Inorganic materials 0.000 claims description 4
- 229910052786 argon Inorganic materials 0.000 claims description 3
- 229910052743 krypton Inorganic materials 0.000 claims description 2
- 229910052754 neon Inorganic materials 0.000 claims description 2
- 229910052724 xenon Inorganic materials 0.000 claims description 2
- 230000008569 process Effects 0.000 description 8
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 8
- 229910021342 tungsten silicide Inorganic materials 0.000 description 8
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 7
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 229910052698 phosphorus Inorganic materials 0.000 description 6
- 239000011574 phosphorus Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 230000007547 defect Effects 0.000 description 5
- 108091006146 Channels Proteins 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000009279 wet oxidation reaction Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 230000005527 interface trap Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 238000009877 rendering Methods 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 239000006117 anti-reflective coating Substances 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 230000036962 time dependent Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
Definitions
- the present invention generally relates to flash memory devices such as EEPROMs. More particularly, the present invention relates to flash memory devices exhibiting a number of desirable characteristics including one or more of less charge trapping, less charge leakage and increased tunnel oxide reliability.
- Nonvolatile memory devices include flash EEPROMs (electrical erasable programmable read only memory devices).
- FIG. 1 represents the relevant portion of a typical flash memory cell 10 .
- the memory cell 10 typically includes a source region 12 , a drain region 14 and a channel region 16 in a substrate 18 ; and a stacked gate structure 20 overlying the channel region 16 .
- the stacked gate 20 includes a thin gate dielectric layer 22 (commonly referred to as the tunnel oxide) formed on the surface of the substrate 18 .
- the stacked gate 20 also includes a polysilicon floating gate 24 which overlies the tunnel oxide 22 and an interpoly dielectric layer 26 which overlies the floating gate 24 .
- the interpoly dielectric layer 26 is often a multilayer insulator such as an oxide-nitride-oxide (ONO) layer having two oxide layers 26 a and 26 b sandwiching a nitride layer 26 c .
- a polysilicon control gate 28 overlies the interpoly dielectric layer 26 .
- the channel region 16 of the memory cell 10 conducts current between the source region 12 and the drain region 14 in accordance with an electric field developed in the channel region 16 by the stacked gate structure 20 .
- the ONO interpoly dielectric layer has a number of important functions including insulating the control gate from the floating gate.
- high temperature processes such as a wet oxidation process and long processing times are associated with the fabrication of an ONO interpoly dielectric layer.
- High temperatures such as 950° C. and above are undesirable because they tend to degrade polysilicon and/or tunnel oxide deleteriously increasing charge trapping.
- an undesirably large amount of the nitride film may be consumed. Consequently, the resultant nitride layer is thinned which can cause charge leakage from the floating gate to the control gate.
- Another problem with forming the top oxide layer using a wet oxidation process is that it sometimes leads to junction problems at the nitride layer—top oxide layer interface. Long processing times makes the ONO interpoly dielectric layer fabrication process inefficient.
- a flash memory cell having improved reliability is obtainable by providing an improved interpoly dielectric layer.
- an interpoly dielectric having a low defect density, high coupling ratio, high dielectric constant, better time dependent dielectric breakdown and less interface traps is obtainable wherein charge leakage from the floating gate to the control gate is prevented while Fowler-Nordheim electron tunneling is facilitated.
- forming a bilayer interpoly dielectric in accordance with the present invention does not degrade or deleteriously effect the polysilicon layers and the tunnel oxide layer.
- the present invention also makes it possible to precisely control the thickness of the interpoly dielectric layer. Another advantage associated with the present invention is that the two layers of the bilayer interpoly dielectric are very compatible thereby minimizing junction problems therebetween.
- the present invention relates to a method of forming a flash memory cell, involving the steps of forming a tunnel oxide on a substrate; forming a first polysilicon layer over the tunnel oxide; forming an insulating layer over the first polysilicon layer, the insulating layer comprising an oxide layer over the first polysilicon layer, and a tantalum pentoxide layer over the oxide layer, wherein the tantalum pentoxide layer is made by chemical vapor deposition at a temperature from about 200° C. to about 650° C. using an organic tantalum compound and an oxygen compound, and heating in an N 2 O atmosphere at a temperature from about 700° C.
- the present invention relates to a method of forming an insulating layer for a flash memory cell, involving the steps of depositing an oxide layer having a thickness from about 30 ⁇ to about 70 ⁇ ; and depositing a tantalum pentoxide layer over the oxide layer, wherein the tantalum pentoxide layer is deposited by chemical vapor deposition using an organic tantalum compound, an oxygen compound and a carrier gas, and heating in an N 2 O atmosphere at a temperature from about 700° C. to about 875° C. for a time from about 40 seconds to about 80 seconds.
- the present invention relates to a method of forming a high K interpoly dielectric layer between a floating gate and a control gate in a flash memory cell comprising a substrate, a tunnel oxide over the substrate, the floating gate over the tunnel oxide, the high K interpoly dielectric layer over the floating gate, and the control gate over the high K interpoly dielectric layer, wherein the high K interpoly dielectric layer comprises an oxide layer over the floating gate, and a tantalum pentoxide layer over the oxide layer, involving the steps of forming an oxide layer having a thickness from about 30 ⁇ to about 70 ⁇ at a temperature below about 900° C.; and forming a tantalum pentoxide layer over the oxide layer, wherein the tantalum pentoxide layer is deposited by chemical vapor deposition using an organic tantalum compound, an oxygen compound and a carrier gas at a temperature below about 700° C., and heating in an N 2 O atmosphere at a temperature below about 900° C.,
- FIG. 1 is a cross-sectional view of relevant portions of a conventional memory cell in a flash memory cell.
- FIGS. 2A to 2 H are cross-sectional views illustrating a flash memory cell fabrication method according to one embodiment of the present invention.
- the reliability of the interpoly dielectric layer can be increased in flash memory cells. While not wishing to be bound to any theory, it is believed that by forming a bilayer interpoly dielectric according to the present invention, it is consequently possible to prevent charge leakage from the floating gate to the control gate and facilitate Fowler-Nordheim electron tunneling thereby enhancing the erase operation. It is also possible to increase the coupling ratio by providing an interpoly dielectric layer with a high dielectric constant. The markedly increased coupling ratio leads to reduced applied voltage requirements which, in turn, leads to longer life of flash memory cells made in accordance with the present invention.
- a bilayer interpoly dielectric instead of an ONO dielectric layer (an oxide/nitride/oxide multilayer dielectric layer) is formed between the floating gate and the erase gate of a flash memory cell.
- the bilayer interpoly dielectric contains an oxide layer and a tantalum pentoxide layer.
- An oxide layer is initially formed over the first polysilicon layer (floating gate). Any method may be employed so long as the temperature is maintained below about 950° C. In a preferred embodiment, the temperature is maintained below about 925° C. and even more preferably below about 900° C. when forming the oxide layer of the bilayer interpoly dielectric. The relatively low temperature does not degrade or increase the grain size of the first polysilicon layer.
- the deposition is conducted at a temperature from about 600° C. to about 850° C. and a pressure from about 400 mTorr to about 800 mTorr via low pressure chemical vapor deposition (LPCVD). In another embodiment, the deposition is conducted at a temperature from about 700° C. to about 800° C. and a pressure from about 500 mTorr to about 700 mTorr via LPCVD.
- LPCVD low pressure chemical vapor deposition
- the oxide layer is deposited using chemical vapor deposition (CVD) techniques, and particularly using from about 10 sccm to about 30 sccm SiH 4 , about 0.5 l to about 2 l N 2 O, and optionally a carrier gas.
- the oxide layer may be deposited using from about 15 sccm to about 25 sccm SiH 4 , about 1 l to about 1.5 l N 2 O, and optionally a carrier gas.
- the oxide layer has a thickness from about 30 ⁇ to about 70 ⁇ . In another embodiment, the oxide layer has a thickness from about 40 ⁇ to about 60 ⁇ .
- the oxide layer has a thickness suitable to minimize or prevent subsequent processing, such as the formation of the tantalum pentoxide layer, from deleteriously effecting the first polysilicon layer. In particular, the oxide layer has a thickness suitable to minimize or prevent oxidation of the first polysilicon layer during formation of the tantalum pentoxide layer.
- a tantalum pentoxide layer is formed by CVD and specifically LPCVD over the oxide layer.
- the tantalum pentoxide layer is a high K (high dielectric constant) tantalum pentoxide layer. That is, the dielectric constant of the tantalum pentoxide layer made in accordance with the present invention is at least about 15. In another embodiment, the dielectric constant of the tantalum pentoxide layer made in accordance with the present invention is at least about 20. In yet another embodiment, the dielectric constant of the tantalum pentoxide layer made in accordance with the present invention is at least about 25.
- Forming the tantalum pentoxide by CVD is conducted at a temperature below about 700° C., and typically from about 200° C. to about 650° C. and a pressure from about 200 mTorr to about 600 mTorr.
- the temperature is from about 300° C. to about 600° C. and the pressure is from about 250 mTorr to about 500 mTorr.
- the temperature is from about 400° C. to about 500° C. and the pressure is from about 275 mTorr to about 400 mTorr.
- the gas flow includes an organic tantalum compound such as Ta(OC 2 H 5 ) 5 and oxygen compound such as O 2 .
- the gas flow may optionally include one or more inert gases such as a noble gas or nitrogen.
- Nobles gases include He, Ne, Ar, Kr, and Xe.
- the formation of the tantalum pentoxide layer is conducted in the absence of Ar.
- the gas flow generally contains a sufficient amount of Ta(OC 2 H 5 ) 5 and O 2 to form a tantalum pentoxide layer (a Ta 2 O 5 layer). During CVD, it is believed that the following chemical reaction takes place.
- the gas flow contains from about 5 mg/min to about 20 mg/min of the organic tantalum compound, from about 500 standard cubic centimeters per minute (sccm) to about 2,000 sccm of the oxygen compound and from about 200 sccm to about 600 sccm of the carrier gas, when present.
- the gas flow contains from about 6 mg/min to about 15 mg/min of the organic tantalum compound, from about 750 sccm to about 1,500 sccm of the oxygen compound and from about 250 sccm to about 500 sccm of the carrier gas, when present.
- RTN rapid thermal nitridation
- An N 2 O atmosphere includes at least about 95% N 2 O (an inert gas constituting any remainder), preferably at least about 99% N 2 O, and more preferably about 100% N 2 O.
- RTN is conducted at a temperature from about 700° C. to about 875° C. In a preferred embodiment, RTN is conducted at a temperature from about 750° C. to about 850° C.
- the temperature associated with forming the tantalum pentoxide layer including RTN is maintained below about 950° C. In a preferred embodiment, the temperature is maintained below about 925° C. and even more preferably below about 900° C. when forming the tantalum pentoxide layer (including RTN) of the bilayer interpoly dielectric.
- RTN is conducted for a time from about 40 seconds to about 80 seconds. In a preferred embodiment, RTN is conducted for a time from about 50 seconds to about 70 seconds.
- the RTN serves to decrease the defect density and densify the tantalum pentoxide layer.
- the RTN also serves to reduce charge trapping in the tantalum pentoxide layer of the completed flash memory cell. It is believed that at elevated temperatures, N 2 O dissociates into nitrogen gas (N 2 ) and reactive atomic oxygen. It is also believed that the reactive atomic oxygen diffuses into the CVD tantalum pentoxide layer repairing oxygen vacancies, thereby reducing the defect density and leakage current while simultaneously densifying the layer.
- the thickness of the resultant tantalum pentoxide layer formed in accordance with the present invention is from about 100 ⁇ to about 1,500 ⁇ . In another embodiment, the thickness of the resultant tantalum pentoxide layer formed in accordance with the present invention is from about 150 ⁇ to about 1,000 ⁇ .
- the resultant tantalum pentoxide layer has a high dielectric constant, a substantially uniform thickness and a low defect density. Since the temperatures associated with making the bilayer interpoly dielectric according to the present invention are relatively low, the resultant flash memory cells have numerous desirable and/or improved properties compared to flash memory cells made with relatively high temperatures. That is, problems associated with relatively high temperatures are minimized and/or eliminated.
- a plurality of flash memory cells can be formed on a semiconductor substrate, such as a silicon die, each with an N-type source region and N-type drain region formed within a P portion of the substrate and a P-type channel region interposed between the source and drain regions in accordance with the present invention.
- a semiconductor substrate such as a silicon die
- N-type source region and N-type drain region formed within a P portion of the substrate and a P-type channel region interposed between the source and drain regions in accordance with the present invention.
- a P-type substrate 40 is provided. Thereafter, a thin tunnel oxide layer 42 is formed over the substrate 40 having a thickness of, for example, about 50 ⁇ to about 150 ⁇ using a thermal growth process in a dry oxidation furnace.
- the tunnel oxide layer 42 can be formed via dry oxidation at a temperature of about 1050° C., under an atmosphere of oxygen at about 1.33 l, HCl at about 70 cc and argon at about 12.6 l.
- the tunnel oxide can be formed from oxynitride.
- a phosphorus doped polysilicon layer is deposited via CVD to form a doped polysilicon layer 44 at 530° C., 400 mTorr, SiH 4 at 2000 sccm, and a mixture of 1% by weight PH 3 in helium at about 22 sccm. Doping lowers the resistivity of the polysilicon rendering it conductive.
- a bilayer interpoly dielectric 46 is then formed over the surface of the substrate 40 , as illustrated in FIG. 2C.
- This layer 46 is often called the interpoly dielectric since (as will be seen shortly) it is sandwiched between the phosphorus doped polysilicon layer (first polysilicon layer constituting the floating gate for a flash memory cell) and a second polysilicon layer which forms the control gate for the cell.
- the interpoly dielectric 46 is preferably a two layer region of oxide/tantalum pentoxide and typically has a total thickness from about 130 ⁇ to about 1,570 ⁇ .
- the bilayer interpoly dielectric 46 is formed by depositions of oxide and tantalum pentoxide to form a dielectric layer.
- an oxide layer 46 a is deposited using CVD techniques.
- an oxide layer 46 a is deposited at a temperature of about 750° C. under SiH 4 at 20 sccm, N 2 O at 1.2 l, and a carrier gas and a pressure of about 600 mTorr via CVD on the first polysilicon layer.
- the oxide layer 46 a may have a suitable thickness, for example, from about 30 ⁇ to about 70 ⁇ , but typically the thickness is about 50 ⁇ .
- a tantalum pentoxide layer 46 b is next formed over the oxide layer 46 a also by CVD techniques using an organic tantalum compound and an oxygen compound.
- tantalum pentoxide is formed at a temperature of about 480° C. under O 2 at 1,000 sccm, Ta(OC 2 H 5 ) 5 at about 7.5 mg/min and He at 300 sccm and a pressure of 300 mTorr to form a tantalum pentoxide layer 46 b .
- RTN of the CVD tantalum pentoxide layer is conducted in an N 2 O atmosphere at a temperature of about 800° C. for about 60 seconds.
- the tantalum pentoxide layer 46 b may have a suitable thickness, for example, from about 100 ⁇ to about 1,500 ⁇ , but in this embodiment, the thickness is about 250 ⁇ .
- the second polysilicon layer is deposited.
- a phosphorus doped amorphous polysilicon layer is deposited via CVD to form a doped polysilicon layer 48 at about 530° C., 400 mTorr, SiH 4 at 2,000 sccm, and a mixture of 1% by weight PH 3 in helium at about 75 sccm.
- the second polysilicon layer can be deposited by LPCVD followed by ion implantation of a dopant such as phosphorus. Doping lowers the resistivity of the polysilicon rendering it conductive.
- a tungsten silicide layer 50 is deposited via, for example, LPCVD.
- the tungsten silicide layer 50 provides a lower resistance contact for improved flash memory cell performance.
- Poly-cap layer 52 is deposited over the tungsten silicide layer 50 .
- the poly-cap layer 52 is about 500 ⁇ thick, and is formed via, for example, LPCVD.
- the poly-cap layer 52 can be used to prevent any potential peeling or cracking of the underlying tungsten silicide 50 .
- a capping layer 54 for example, of SiON is deposited over the poly-cap layer 52 .
- the capping silicon oxynitride layer 54 provides an anti-reflective coating at masking and also acts as a masking layer for subsequent etching.
- etching is performed to define one or more pre-stack structures.
- the etching may be achieved by depositing and defining a photoresist masking layer over the entire surface of the substrate using standard lithography procedures. This is generally termed the gate mask and gate etch.
- a number of successive etching steps such as the gate etch and the self aligned etch, are performed to define one or more stack structures 56 . This is generally termed the self aligned mask and self aligned etch.
- the gate mask and gate etch are performed as follows. First, a resist (not shown) is applied, selectively exposed to radiation and developed whereby various portions removed (either the exposed or unexposed portions). Next, in one embodiment, the etching steps take place in a multi-chamber etch tool wherein a silicon oxynitride capping layer is selectively etched with a fluorinated chemistry such as CHF 3 —O 2 in an oxide chamber. The exposed poly-cap layer and the tungsten silicide layer are then etched with SF 6 /HBr (or alternatively, SF 6 /Cl 2 or Cl 2 —O 2 ) and the exposed second polysilicon layer is etched with HBr—O 2 in a poly chamber. Etching steps are preferably formed in an integrated process in which the wafers are not exposed to atmosphere when transferring the wafers from one chamber to another.
- a self aligned etch (“SAE”) is performed to remove the bilayer interpoly dielectric 46 and the phosphorus doped polysilicon layer (first polysilicon layer) 44 in the regions that are not covered by the pre-stack structure (constituted by the unremoved second polysilicon layer, tungsten silicide layer, poly-cap layer and capping layer).
- the SAE etch is a two step etch process in which the bilayer interpoly dielectric 46 is first removed using, for example, an RIE etch.
- the second phase of the SAE etch is the removal of the exposed first polysilicon layer 44 to thereby further define the floating gate structures for each respective word line.
- the polysilicon etch includes, for example, an HBr—O 2 or a HBr—Cl 2 —O 2 RIE etch chemistry.
- the gate etch and SAE serve to define the stack structure 56 .
- the fabrication of the flash memory cells is then completed by forming the source and drain regions by, for example, ion implantation.
- the stacked gate structure 56 serves as a self-aligning mechanism.
- resist 62 is applied and selectively stripped followed by performing a first ion implantation using phosphorus (1 ⁇ 10 14 ions/cm 2 at 60 KeV) to form an N-type source region 64 (double diffused implant).
- resist 62 is removed followed by performing a second ion implantation using arsenic (5 ⁇ 10 14 ions/cm 2 at 40 KeV) to form deep N-type source region 66 , shallow N-type source region 68 and N-type drain region 70 (modified drain diffusion). Annealing completes the formation of the source and drain regions.
- arsenic 5 ⁇ 10 14 ions/cm 2 at 40 KeV
- Annealing completes the formation of the source and drain regions.
- the source regions 66 and 68 and the substrate 40 of the memory cell may be tied to a ground via a terminal (not shown), respectively, the drain region 70 is coupled to a relatively high voltage (for example, between about +5 V to about +9 V) via a terminal (not shown) and the control gate 48 is connected to a relatively high voltage level (for example, above about +10 V) via a terminal (not shown). Electrons are accelerated from the source regions 66 and 68 to the drain region 70 and so-called “hotelectrons” are generated near the drain region 70 . Some of the hot electrons are injected through the relatively thin tunnel oxide layer 42 and become trapped in the floating gate 44 thereby providing the floating gate 44 with a negative potential.
- a high positive voltage (such as above about +12 V) is applied to the source regions 66 and 68 via a source terminal (not shown).
- a ground potential (V g equals 0 V) is applied to the control gate 48 via the control terminal (not shown).
- a similar ground potential (V sub equals 0 V) is applied to the substrate 40 via a substrate terminal (not shown).
- the voltage V D of the drain region 70 is permitted to float.
Abstract
Description
- The present invention generally relates to flash memory devices such as EEPROMs. More particularly, the present invention relates to flash memory devices exhibiting a number of desirable characteristics including one or more of less charge trapping, less charge leakage and increased tunnel oxide reliability.
- Nonvolatile memory devices include flash EEPROMs (electrical erasable programmable read only memory devices). FIG. 1 represents the relevant portion of a typical
flash memory cell 10. Thememory cell 10 typically includes asource region 12, adrain region 14 and achannel region 16 in asubstrate 18; and a stackedgate structure 20 overlying thechannel region 16. The stackedgate 20 includes a thin gate dielectric layer 22 (commonly referred to as the tunnel oxide) formed on the surface of thesubstrate 18. The stackedgate 20 also includes apolysilicon floating gate 24 which overlies thetunnel oxide 22 and an interpolydielectric layer 26 which overlies thefloating gate 24. The interpolydielectric layer 26 is often a multilayer insulator such as an oxide-nitride-oxide (ONO) layer having twooxide layers 26 a and 26 b sandwiching a nitride layer 26 c. Lastly, apolysilicon control gate 28 overlies the interpolydielectric layer 26. Thechannel region 16 of thememory cell 10 conducts current between thesource region 12 and thedrain region 14 in accordance with an electric field developed in thechannel region 16 by thestacked gate structure 20. - The ONO interpoly dielectric layer has a number of important functions including insulating the control gate from the floating gate. However, high temperature processes such as a wet oxidation process and long processing times are associated with the fabrication of an ONO interpoly dielectric layer. High temperatures such as 950° C. and above are undesirable because they tend to degrade polysilicon and/or tunnel oxide deleteriously increasing charge trapping. Specifically associated with forming the top oxide layer of an ONO interpoly dielectric layer using a wet oxidation process, an undesirably large amount of the nitride film may be consumed. Consequently, the resultant nitride layer is thinned which can cause charge leakage from the floating gate to the control gate. Another problem with forming the top oxide layer using a wet oxidation process is that it sometimes leads to junction problems at the nitride layer—top oxide layer interface. Long processing times makes the ONO interpoly dielectric layer fabrication process inefficient.
- Even after an ONO interpoly dielectric layer is formed, there are a number of concerns. For example, if the top oxide layer is too thick, the required programming voltage increases undesirably. On the other hand, if the top oxide layer is too thin (for example, less than 10 Å), charge retention time decreases undesirably since the charge tends to leak. If the nitride layer is too thin, charge leakage from the floating gate to the control gate may be caused, further decreasing charge retention time. Precisely controlling the thicknesses of the oxide layers and the nitride layer is a notable concern. Furthermore, it is difficult to provide three successive layers having uniform and even thickness on a consistent basis.
- Using alternative dielectric layers in place of conventional ONO interpoly dielectric layers is known, such as tantalum oxide based interpoly dielectric layer, but these layers do not possess or exhibit the characteristics required of high quality interpoly dielectric layers in flash memory cells.
- In view of the aforementioned concerns and problems, there is a need for flash memory cells of improved quality, particularly interpoly dielectric layers having improved quality, and more efficient methods of making such memory cells.
- As a result of the present invention, a flash memory cell having improved reliability is obtainable by providing an improved interpoly dielectric layer. By forming a bilayer interpoly dielectric according to the present invention, an interpoly dielectric having a low defect density, high coupling ratio, high dielectric constant, better time dependent dielectric breakdown and less interface traps is obtainable wherein charge leakage from the floating gate to the control gate is prevented while Fowler-Nordheim electron tunneling is facilitated. Moreover, forming a bilayer interpoly dielectric in accordance with the present invention does not degrade or deleteriously effect the polysilicon layers and the tunnel oxide layer. The present invention also makes it possible to precisely control the thickness of the interpoly dielectric layer. Another advantage associated with the present invention is that the two layers of the bilayer interpoly dielectric are very compatible thereby minimizing junction problems therebetween.
- In one embodiment, the present invention relates to a method of forming a flash memory cell, involving the steps of forming a tunnel oxide on a substrate; forming a first polysilicon layer over the tunnel oxide; forming an insulating layer over the first polysilicon layer, the insulating layer comprising an oxide layer over the first polysilicon layer, and a tantalum pentoxide layer over the oxide layer, wherein the tantalum pentoxide layer is made by chemical vapor deposition at a temperature from about 200° C. to about 650° C. using an organic tantalum compound and an oxygen compound, and heating in an N2O atmosphere at a temperature from about 700° C. to about 875° C.; forming a second polysilicon layer over the insulating layer; etching at least the first polysilicon layer, the second polysilicon layer and the insulating layer, thereby defining at least one stacked gate structure; and forming a source region and a drain region in the substrate, thereby forming at least one memory cell.
- In another embodiment, the present invention relates to a method of forming an insulating layer for a flash memory cell, involving the steps of depositing an oxide layer having a thickness from about 30 Å to about 70 Å; and depositing a tantalum pentoxide layer over the oxide layer, wherein the tantalum pentoxide layer is deposited by chemical vapor deposition using an organic tantalum compound, an oxygen compound and a carrier gas, and heating in an N2O atmosphere at a temperature from about 700° C. to about 875° C. for a time from about 40 seconds to about 80 seconds.
- In yet another embodiment, the present invention relates to a method of forming a high K interpoly dielectric layer between a floating gate and a control gate in a flash memory cell comprising a substrate, a tunnel oxide over the substrate, the floating gate over the tunnel oxide, the high K interpoly dielectric layer over the floating gate, and the control gate over the high K interpoly dielectric layer, wherein the high K interpoly dielectric layer comprises an oxide layer over the floating gate, and a tantalum pentoxide layer over the oxide layer, involving the steps of forming an oxide layer having a thickness from about 30 Å to about 70 Å at a temperature below about 900° C.; and forming a tantalum pentoxide layer over the oxide layer, wherein the tantalum pentoxide layer is deposited by chemical vapor deposition using an organic tantalum compound, an oxygen compound and a carrier gas at a temperature below about 700° C., and heating in an N2O atmosphere at a temperature below about 900° C., wherein the high K interpoly dielectric layer has a dielectric constant of at least about 20.
- FIG. 1 is a cross-sectional view of relevant portions of a conventional memory cell in a flash memory cell.
- FIGS. 2A to2H are cross-sectional views illustrating a flash memory cell fabrication method according to one embodiment of the present invention.
- By forming a bilayer interpoly dielectric having a high dielectric constant, a low defect density and less interface traps, the reliability of the interpoly dielectric layer can be increased in flash memory cells. While not wishing to be bound to any theory, it is believed that by forming a bilayer interpoly dielectric according to the present invention, it is consequently possible to prevent charge leakage from the floating gate to the control gate and facilitate Fowler-Nordheim electron tunneling thereby enhancing the erase operation. It is also possible to increase the coupling ratio by providing an interpoly dielectric layer with a high dielectric constant. The markedly increased coupling ratio leads to reduced applied voltage requirements which, in turn, leads to longer life of flash memory cells made in accordance with the present invention.
- According to the present invention, a bilayer interpoly dielectric instead of an ONO dielectric layer (an oxide/nitride/oxide multilayer dielectric layer) is formed between the floating gate and the erase gate of a flash memory cell. The bilayer interpoly dielectric contains an oxide layer and a tantalum pentoxide layer.
- An oxide layer is initially formed over the first polysilicon layer (floating gate). Any method may be employed so long as the temperature is maintained below about 950° C. In a preferred embodiment, the temperature is maintained below about 925° C. and even more preferably below about 900° C. when forming the oxide layer of the bilayer interpoly dielectric. The relatively low temperature does not degrade or increase the grain size of the first polysilicon layer.
- In one embodiment, the deposition is conducted at a temperature from about 600° C. to about 850° C. and a pressure from about 400 mTorr to about 800 mTorr via low pressure chemical vapor deposition (LPCVD). In another embodiment, the deposition is conducted at a temperature from about 700° C. to about 800° C. and a pressure from about 500 mTorr to about 700 mTorr via LPCVD.
- In one embodiment, the oxide layer is deposited using chemical vapor deposition (CVD) techniques, and particularly using from about 10 sccm to about 30 sccm SiH4, about 0.5 l to about 2 l N2O, and optionally a carrier gas. In another embodiment, the oxide layer may be deposited using from about 15 sccm to about 25 sccm SiH4, about 1 l to about 1.5 l N2O, and optionally a carrier gas.
- In one embodiment, the oxide layer has a thickness from about 30 Å to about 70 Å. In another embodiment, the oxide layer has a thickness from about 40 Å to about 60 Å. The oxide layer has a thickness suitable to minimize or prevent subsequent processing, such as the formation of the tantalum pentoxide layer, from deleteriously effecting the first polysilicon layer. In particular, the oxide layer has a thickness suitable to minimize or prevent oxidation of the first polysilicon layer during formation of the tantalum pentoxide layer.
- A tantalum pentoxide layer is formed by CVD and specifically LPCVD over the oxide layer. The tantalum pentoxide layer is a high K (high dielectric constant) tantalum pentoxide layer. That is, the dielectric constant of the tantalum pentoxide layer made in accordance with the present invention is at least about 15. In another embodiment, the dielectric constant of the tantalum pentoxide layer made in accordance with the present invention is at least about 20. In yet another embodiment, the dielectric constant of the tantalum pentoxide layer made in accordance with the present invention is at least about 25.
- Forming the tantalum pentoxide by CVD is conducted at a temperature below about 700° C., and typically from about 200° C. to about 650° C. and a pressure from about 200 mTorr to about 600 mTorr. In another embodiment, the temperature is from about 300° C. to about 600° C. and the pressure is from about 250 mTorr to about 500 mTorr. In a preferred embodiment, the temperature is from about 400° C. to about 500° C. and the pressure is from about 275 mTorr to about 400 mTorr.
- The gas flow includes an organic tantalum compound such as Ta(OC2H5)5 and oxygen compound such as O2. Although not generally required, the gas flow may optionally include one or more inert gases such as a noble gas or nitrogen. Nobles gases include He, Ne, Ar, Kr, and Xe. In one embodiment, however, the formation of the tantalum pentoxide layer is conducted in the absence of Ar. The gas flow generally contains a sufficient amount of Ta(OC2H5)5 and O2 to form a tantalum pentoxide layer (a Ta2O5 layer). During CVD, it is believed that the following chemical reaction takes place.
- 2Ta(OC2H5)5+30O2→Ta2O5+20CO2+25H2O
- In one embodiment, the gas flow contains from about 5 mg/min to about 20 mg/min of the organic tantalum compound, from about 500 standard cubic centimeters per minute (sccm) to about 2,000 sccm of the oxygen compound and from about 200 sccm to about 600 sccm of the carrier gas, when present. In another embodiment, the gas flow contains from about 6 mg/min to about 15 mg/min of the organic tantalum compound, from about 750 sccm to about 1,500 sccm of the oxygen compound and from about 250 sccm to about 500 sccm of the carrier gas, when present.
- After depositing the tantalum pentoxide layer by CVD, rapid thermal nitridation (RTN) is performed. RTN of the tantalum pentoxide layer is preferably conducted in an N2O atmosphere. An N2O atmosphere includes at least about 95% N2O (an inert gas constituting any remainder), preferably at least about 99% N2O, and more preferably about 100% N2O. In one embodiment, RTN is conducted at a temperature from about 700° C. to about 875° C. In a preferred embodiment, RTN is conducted at a temperature from about 750° C. to about 850° C. It is noted that, analogous to the oxide layer, the temperature associated with forming the tantalum pentoxide layer including RTN is maintained below about 950° C. In a preferred embodiment, the temperature is maintained below about 925° C. and even more preferably below about 900° C. when forming the tantalum pentoxide layer (including RTN) of the bilayer interpoly dielectric.
- In one embodiment, RTN is conducted for a time from about 40 seconds to about 80 seconds. In a preferred embodiment, RTN is conducted for a time from about 50 seconds to about 70 seconds. The RTN serves to decrease the defect density and densify the tantalum pentoxide layer. The RTN also serves to reduce charge trapping in the tantalum pentoxide layer of the completed flash memory cell. It is believed that at elevated temperatures, N2O dissociates into nitrogen gas (N2) and reactive atomic oxygen. It is also believed that the reactive atomic oxygen diffuses into the CVD tantalum pentoxide layer repairing oxygen vacancies, thereby reducing the defect density and leakage current while simultaneously densifying the layer.
- After CVD and RTN, the thickness of the resultant tantalum pentoxide layer formed in accordance with the present invention is from about 100 Å to about 1,500 Å. In another embodiment, the thickness of the resultant tantalum pentoxide layer formed in accordance with the present invention is from about 150 Å to about 1,000 Å. The resultant tantalum pentoxide layer has a high dielectric constant, a substantially uniform thickness and a low defect density. Since the temperatures associated with making the bilayer interpoly dielectric according to the present invention are relatively low, the resultant flash memory cells have numerous desirable and/or improved properties compared to flash memory cells made with relatively high temperatures. That is, problems associated with relatively high temperatures are minimized and/or eliminated.
- Referring to FIGS. 2A to2H, the fabrication of a single flash memory cell is described. A plurality of flash memory cells can be formed on a semiconductor substrate, such as a silicon die, each with an N-type source region and N-type drain region formed within a P portion of the substrate and a P-type channel region interposed between the source and drain regions in accordance with the present invention. Although fabrication of one flash memory cell is described below, it will be understood by those skilled in the art that the methods described herein are applicable to mass production methods wherein two or more cells are formed.
- Specifically referring to FIG. 2A, a P-
type substrate 40 is provided. Thereafter, a thintunnel oxide layer 42 is formed over thesubstrate 40 having a thickness of, for example, about 50 Å to about 150 Å using a thermal growth process in a dry oxidation furnace. For instance, thetunnel oxide layer 42 can be formed via dry oxidation at a temperature of about 1050° C., under an atmosphere of oxygen at about 1.33 l, HCl at about 70 cc and argon at about 12.6 l. Alternatively, the tunnel oxide can be formed from oxynitride. - Referring to FIG. 2B, a phosphorus doped polysilicon layer is deposited via CVD to form a doped
polysilicon layer 44 at 530° C., 400 mTorr, SiH4 at 2000 sccm, and a mixture of 1% by weight PH3 in helium at about 22 sccm. Doping lowers the resistivity of the polysilicon rendering it conductive. - A
bilayer interpoly dielectric 46 is then formed over the surface of thesubstrate 40, as illustrated in FIG. 2C. Thislayer 46 is often called the interpoly dielectric since (as will be seen shortly) it is sandwiched between the phosphorus doped polysilicon layer (first polysilicon layer constituting the floating gate for a flash memory cell) and a second polysilicon layer which forms the control gate for the cell. Theinterpoly dielectric 46 is preferably a two layer region of oxide/tantalum pentoxide and typically has a total thickness from about 130 Å to about 1,570 Å. Generally speaking, thebilayer interpoly dielectric 46 is formed by depositions of oxide and tantalum pentoxide to form a dielectric layer. - Specifically referring to FIG. 2C, an
oxide layer 46 a is deposited using CVD techniques. For example, anoxide layer 46 a is deposited at a temperature of about 750° C. under SiH4 at 20 sccm, N2O at 1.2 l, and a carrier gas and a pressure of about 600 mTorr via CVD on the first polysilicon layer. Theoxide layer 46 a may have a suitable thickness, for example, from about 30 Å to about 70 Å, but typically the thickness is about 50 Å. A tantalum pentoxide layer 46 b is next formed over theoxide layer 46 a also by CVD techniques using an organic tantalum compound and an oxygen compound. For example, tantalum pentoxide is formed at a temperature of about 480° C. under O2 at 1,000 sccm, Ta(OC2H5)5 at about 7.5 mg/min and He at 300 sccm and a pressure of 300 mTorr to form a tantalum pentoxide layer 46 b. Next, RTN of the CVD tantalum pentoxide layer is conducted in an N2O atmosphere at a temperature of about 800° C. for about 60 seconds. The tantalum pentoxide layer 46 b may have a suitable thickness, for example, from about 100 Å to about 1,500 Å, but in this embodiment, the thickness is about 250 Å. - Referring to FIG. 2D, the second polysilicon layer is deposited. Specifically, a phosphorus doped amorphous polysilicon layer is deposited via CVD to form a doped
polysilicon layer 48 at about 530° C., 400 mTorr, SiH4 at 2,000 sccm, and a mixture of 1% by weight PH3 in helium at about 75 sccm. Alternatively, the the second polysilicon layer can be deposited by LPCVD followed by ion implantation of a dopant such as phosphorus. Doping lowers the resistivity of the polysilicon rendering it conductive. - The remaining steps are generally well known in the art and may be varied. For instance, referring to FIG. 2E, in one embodiment a
tungsten silicide layer 50 is deposited via, for example, LPCVD. Thetungsten silicide layer 50 provides a lower resistance contact for improved flash memory cell performance. Poly-cap layer 52 is deposited over thetungsten silicide layer 50. The poly-cap layer 52 is about 500 Å thick, and is formed via, for example, LPCVD. The poly-cap layer 52 can be used to prevent any potential peeling or cracking of theunderlying tungsten silicide 50. Acapping layer 54, for example, of SiON is deposited over the poly-cap layer 52. The cappingsilicon oxynitride layer 54 provides an anti-reflective coating at masking and also acts as a masking layer for subsequent etching. - Referring to FIG. 2F, suitable lithography and etching procedures are used to remove various portions of the device. After the
second polysilicon layer 48, thetungsten silicide layer 50, the poly-cap layer 52 and thecapping layer 54 have been formed (a plurality of word lines for the memory cells can be defined in this manner) etching is performed to define one or more pre-stack structures. The etching may be achieved by depositing and defining a photoresist masking layer over the entire surface of the substrate using standard lithography procedures. This is generally termed the gate mask and gate etch. Subsequently, a number of successive etching steps, such as the gate etch and the self aligned etch, are performed to define one ormore stack structures 56. This is generally termed the self aligned mask and self aligned etch. - The gate mask and gate etch are performed as follows. First, a resist (not shown) is applied, selectively exposed to radiation and developed whereby various portions removed (either the exposed or unexposed portions). Next, in one embodiment, the etching steps take place in a multi-chamber etch tool wherein a silicon oxynitride capping layer is selectively etched with a fluorinated chemistry such as CHF3—O2 in an oxide chamber. The exposed poly-cap layer and the tungsten silicide layer are then etched with SF6/HBr (or alternatively, SF6/Cl2 or Cl2—O2) and the exposed second polysilicon layer is etched with HBr—O2 in a poly chamber. Etching steps are preferably formed in an integrated process in which the wafers are not exposed to atmosphere when transferring the wafers from one chamber to another.
- Once the
second polysilicon layer 48, thetungsten silicide layer 50, the poly-cap layer 52 and thecapping layer 54 have been removed, a self aligned etch (“SAE”) is performed to remove thebilayer interpoly dielectric 46 and the phosphorus doped polysilicon layer (first polysilicon layer) 44 in the regions that are not covered by the pre-stack structure (constituted by the unremoved second polysilicon layer, tungsten silicide layer, poly-cap layer and capping layer). The SAE etch is a two step etch process in which thebilayer interpoly dielectric 46 is first removed using, for example, an RIE etch. The second phase of the SAE etch is the removal of the exposedfirst polysilicon layer 44 to thereby further define the floating gate structures for each respective word line. The polysilicon etch includes, for example, an HBr—O2 or a HBr—Cl2—O2 RIE etch chemistry. The gate etch and SAE serve to define thestack structure 56. - The fabrication of the flash memory cells is then completed by forming the source and drain regions by, for example, ion implantation. During the formation of the source and drain regions, the
stacked gate structure 56 serves as a self-aligning mechanism. Specifically referring to FIG. 2G, resist 62 is applied and selectively stripped followed by performing a first ion implantation using phosphorus (1×1014 ions/cm2 at 60 KeV) to form an N-type source region 64 (double diffused implant). Referring to FIG. 2H, resist 62 is removed followed by performing a second ion implantation using arsenic (5×1014 ions/cm2 at 40 KeV) to form deep N-type source region 66, shallow N-type source region 68 and N-type drain region 70 (modified drain diffusion). Annealing completes the formation of the source and drain regions. In the above manner, an easy method for forming flash memory cells is provided. Although a flash memory cell with a double-diffused source region is described, the present invention is also applicable to flash memory cells with a single-diffused source region. - During programming, the
source regions substrate 40 of the memory cell may be tied to a ground via a terminal (not shown), respectively, thedrain region 70 is coupled to a relatively high voltage (for example, between about +5 V to about +9 V) via a terminal (not shown) and thecontrol gate 48 is connected to a relatively high voltage level (for example, above about +10 V) via a terminal (not shown). Electrons are accelerated from thesource regions drain region 70 and so-called “hotelectrons” are generated near thedrain region 70. Some of the hot electrons are injected through the relatively thintunnel oxide layer 42 and become trapped in the floatinggate 44 thereby providing the floatinggate 44 with a negative potential. - During erasure, a high positive voltage (such as above about +12 V) is applied to the
source regions control gate 48 via the control terminal (not shown). A similar ground potential (Vsub equals 0 V) is applied to thesubstrate 40 via a substrate terminal (not shown). The voltage VD of thedrain region 70 is permitted to float. In this mode, electrons previously stored during programming in the floatinggate 44 pass throughtunnel oxide layer 42 by way of Fowler-Nordheim tunneling and travel into thesource regions control gate 48 and thesource regions 66 and 68 (VGS equals about 12 V). Since thebilayer interpoly dielectric 46 is characterized by reduced charge trapping, Fowler-Nordheim tunneling and travel of electrons from the floatinggate 44 to thesource regions - Although the invention has been shown and described with respect to a certain preferred embodiment or embodiments, it is obvious that equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (i.e., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary embodiments of the invention. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several embodiments, such feature may be combined with one or more other features of the other embodiments as may be desired and advantageous for any given or particular application.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/263,983 US6309927B1 (en) | 1999-03-05 | 1999-03-05 | Method of forming high K tantalum pentoxide Ta2O5 instead of ONO stacked films to increase coupling ratio and improve reliability for flash memory devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/263,983 US6309927B1 (en) | 1999-03-05 | 1999-03-05 | Method of forming high K tantalum pentoxide Ta2O5 instead of ONO stacked films to increase coupling ratio and improve reliability for flash memory devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US6309927B1 US6309927B1 (en) | 2001-10-30 |
US20010046738A1 true US20010046738A1 (en) | 2001-11-29 |
Family
ID=23004071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/263,983 Expired - Lifetime US6309927B1 (en) | 1999-03-05 | 1999-03-05 | Method of forming high K tantalum pentoxide Ta2O5 instead of ONO stacked films to increase coupling ratio and improve reliability for flash memory devices |
Country Status (1)
Country | Link |
---|---|
US (1) | US6309927B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040069990A1 (en) * | 2002-10-15 | 2004-04-15 | Matrix Semiconductor, Inc. | Thin film transistor with metal oxide layer and method of making same |
US6759314B1 (en) * | 1999-09-27 | 2004-07-06 | Kabushiki Kaisha Toshiba | Method for manufacturing semiconductor devices using thermal nitride films as gate insulating films |
US20050023592A1 (en) * | 2003-07-30 | 2005-02-03 | Toshiyuki Sasaki | Semiconductor device and method of manufacturing the same |
US20050079662A1 (en) * | 2001-12-03 | 2005-04-14 | Hiroshi Miki | Nonvolatile semiconductor storage and its manufacturing method |
US20070224813A1 (en) * | 2006-03-21 | 2007-09-27 | Applied Materials, Inc. | Device and method for etching flash memory gate stacks comprising high-k dielectric |
US20070249182A1 (en) * | 2006-04-20 | 2007-10-25 | Applied Materials, Inc. | ETCHING OF SiO2 WITH HIGH SELECTIVITY TO Si3N4 AND ETCHING METAL OXIDES WITH HIGH SELECTIVITY TO SiO2 AT ELEVATED TEMPERATURES WITH BCl3 BASED ETCH CHEMISTRIES |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6458717B1 (en) * | 2000-07-13 | 2002-10-01 | Chartered Semiconductor Manufacturing Ltd. | Methods of forming ultra-thin buffer oxide layers for gate dielectrics |
JP2002231918A (en) * | 2001-02-06 | 2002-08-16 | Olympus Optical Co Ltd | Solid-state image pickup device and its manufacturing method |
KR100415538B1 (en) * | 2001-09-14 | 2004-01-24 | 주식회사 하이닉스반도체 | Capacitor with double dielectric layer and method for fabricating the same |
US6562491B1 (en) | 2001-10-15 | 2003-05-13 | Advanced Micro Devices, Inc. | Preparation of composite high-K dielectrics |
US6559014B1 (en) | 2001-10-15 | 2003-05-06 | Advanced Micro Devices, Inc. | Preparation of composite high-K / standard-K dielectrics for semiconductor devices |
US6790755B2 (en) | 2001-12-27 | 2004-09-14 | Advanced Micro Devices, Inc. | Preparation of stack high-K gate dielectrics with nitrided layer |
US6674138B1 (en) | 2001-12-31 | 2004-01-06 | Advanced Micro Devices, Inc. | Use of high-k dielectric materials in modified ONO structure for semiconductor devices |
US6645882B1 (en) | 2002-01-17 | 2003-11-11 | Advanced Micro Devices, Inc. | Preparation of composite high-K/standard-K dielectrics for semiconductor devices |
US6586349B1 (en) | 2002-02-21 | 2003-07-01 | Advanced Micro Devices, Inc. | Integrated process for fabrication of graded composite dielectric material layers for semiconductor devices |
US6642573B1 (en) | 2002-03-13 | 2003-11-04 | Advanced Micro Devices, Inc. | Use of high-K dielectric material in modified ONO structure for semiconductor devices |
JP4014431B2 (en) | 2002-03-27 | 2007-11-28 | 富士通株式会社 | Semiconductor memory device and manufacturing method of semiconductor memory device |
US6617639B1 (en) * | 2002-06-21 | 2003-09-09 | Advanced Micro Devices, Inc. | Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory coupling |
US20050153563A1 (en) * | 2004-01-14 | 2005-07-14 | Lam Research Corporation | Selective etch of films with high dielectric constant |
US20050205969A1 (en) * | 2004-03-19 | 2005-09-22 | Sharp Laboratories Of America, Inc. | Charge trap non-volatile memory structure for 2 bits per transistor |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4698787A (en) | 1984-11-21 | 1987-10-06 | Exel Microelectronics, Inc. | Single transistor electrically programmable memory device and method |
US5420060A (en) | 1988-11-14 | 1995-05-30 | Texas Instruments Incorporated | Method of making contract-free floating-gate memory array with silicided buried bitlines and with single-step defined floating gates |
US5512505A (en) | 1990-12-18 | 1996-04-30 | Sandisk Corporation | Method of making dense vertical programmable read only memory cell structure |
US5231299A (en) | 1992-03-24 | 1993-07-27 | International Business Machines Corporation | Structure and fabrication method for EEPROM memory cell with selective channel implants |
US5397720A (en) | 1994-01-07 | 1995-03-14 | The Regents Of The University Of Texas System | Method of making MOS transistor having improved oxynitride dielectric |
US5661053A (en) | 1994-05-25 | 1997-08-26 | Sandisk Corporation | Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
US5467308A (en) | 1994-04-05 | 1995-11-14 | Motorola Inc. | Cross-point eeprom memory array |
US5488579A (en) | 1994-04-29 | 1996-01-30 | Motorola Inc. | Three-dimensionally integrated nonvolatile SRAM cell and process |
US5591681A (en) | 1994-06-03 | 1997-01-07 | Advanced Micro Devices, Inc. | Method for achieving a highly reliable oxide film |
US5457336A (en) | 1994-10-13 | 1995-10-10 | Advanced Micro Devices, Inc. | Non-volatile memory structure including protection and structure for maintaining threshold stability |
US5674788A (en) | 1995-06-06 | 1997-10-07 | Advanced Micro Devices, Inc. | Method of forming high pressure silicon oxynitride gate dielectrics |
US6025228A (en) * | 1997-11-25 | 2000-02-15 | Advanced Micro Devices, Inc. | Method of fabricating an oxynitride-capped high dielectric constant interpolysilicon dielectric structure for a low voltage non-volatile memory |
US6020238A (en) * | 1997-11-25 | 2000-02-01 | Advanced Micro Devices, Inc. | Method of fabricating a high dielectric constant interpolysilicon dielectric structure for a low voltage non-volatile memory |
US6063662A (en) * | 1997-12-18 | 2000-05-16 | Advanced Micro Devices, Inc. | Methods for forming a control gate apparatus in non-volatile memory semiconductor devices |
US6008091A (en) * | 1998-01-27 | 1999-12-28 | Lucent Technologies Inc. | Floating gate avalanche injection MOS transistors with high K dielectric control gates |
-
1999
- 1999-03-05 US US09/263,983 patent/US6309927B1/en not_active Expired - Lifetime
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6759314B1 (en) * | 1999-09-27 | 2004-07-06 | Kabushiki Kaisha Toshiba | Method for manufacturing semiconductor devices using thermal nitride films as gate insulating films |
US20050079662A1 (en) * | 2001-12-03 | 2005-04-14 | Hiroshi Miki | Nonvolatile semiconductor storage and its manufacturing method |
US7034355B2 (en) * | 2001-12-03 | 2006-04-25 | Renesas Technology Corp. | Nonvolatile semiconductor storage and its manufacturing method |
US20040069990A1 (en) * | 2002-10-15 | 2004-04-15 | Matrix Semiconductor, Inc. | Thin film transistor with metal oxide layer and method of making same |
US6858899B2 (en) | 2002-10-15 | 2005-02-22 | Matrix Semiconductor, Inc. | Thin film transistor with metal oxide layer and method of making same |
US20050023592A1 (en) * | 2003-07-30 | 2005-02-03 | Toshiyuki Sasaki | Semiconductor device and method of manufacturing the same |
US7208400B2 (en) * | 2003-07-30 | 2007-04-24 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device including a dielectric film formed between first and second electrode layers |
US20070224813A1 (en) * | 2006-03-21 | 2007-09-27 | Applied Materials, Inc. | Device and method for etching flash memory gate stacks comprising high-k dielectric |
US7780862B2 (en) * | 2006-03-21 | 2010-08-24 | Applied Materials, Inc. | Device and method for etching flash memory gate stacks comprising high-k dielectric |
US20070249182A1 (en) * | 2006-04-20 | 2007-10-25 | Applied Materials, Inc. | ETCHING OF SiO2 WITH HIGH SELECTIVITY TO Si3N4 AND ETCHING METAL OXIDES WITH HIGH SELECTIVITY TO SiO2 AT ELEVATED TEMPERATURES WITH BCl3 BASED ETCH CHEMISTRIES |
US8722547B2 (en) | 2006-04-20 | 2014-05-13 | Applied Materials, Inc. | Etching high K dielectrics with high selectivity to oxide containing layers at elevated temperatures with BC13 based etch chemistries |
Also Published As
Publication number | Publication date |
---|---|
US6309927B1 (en) | 2001-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6074917A (en) | LPCVD oxide and RTA for top oxide of ONO film to improve reliability for flash memory devices | |
US6063666A (en) | RTCVD oxide and N2 O anneal for top oxide of ONO film | |
US6309927B1 (en) | Method of forming high K tantalum pentoxide Ta2O5 instead of ONO stacked films to increase coupling ratio and improve reliability for flash memory devices | |
US7432546B2 (en) | Apparatus having a memory device with floating gate layer grain boundaries with oxidized portions | |
US6069041A (en) | Process for manufacturing non-volatile semiconductor memory device by introducing nitrogen atoms | |
US6815805B2 (en) | Method of fabricating an integrated circuit with a dielectric layer exposed to a hydrogen-bearing nitrogen source | |
US7419918B2 (en) | Methods of forming a thin-film structure, methods of manufacturing non-volatile semiconductor devices using the same, and resulting non-volatile semiconductor devices | |
EP1333473A1 (en) | Interpoly dielectric manufacturing process for non volatile semiconductor memories | |
US6380029B1 (en) | Method of forming ono stacked films and DCS tungsten silicide gate to improve polycide gate performance for flash memory devices | |
JP2004179624A (en) | Method of manufacturing semiconductor device | |
US6153470A (en) | Floating gate engineering to improve tunnel oxide reliability for flash memory devices | |
US6635530B2 (en) | Methods of forming gated semiconductor assemblies | |
US20030119255A1 (en) | Method of manufacturing a flash memory cell | |
US6162684A (en) | Ammonia annealed and wet oxidized LPCVD oxide to replace ono films for high integrated flash memory devices | |
US5981339A (en) | Narrower erase distribution for flash memory by smaller poly grain size | |
US6274429B1 (en) | Use of Si-rich oxide film as a chemical potential barrier for controlled oxidation | |
US7608509B2 (en) | Method of manufacturing a flash memory device having compensation members formed on edge portions of a tunnel oxide layer | |
JP2002110828A (en) | Semiconductor device having desirable gate profile and its manufacturing method | |
US6759296B2 (en) | Method of manufacturing a flash memory cell | |
US6355522B1 (en) | Effect of doped amorphous Si thickness on better poly 1 contact resistance performance for nand type flash memory devices | |
US20030003656A1 (en) | Method of manufacturing flash memory device | |
US7132328B2 (en) | Method of manufacturing flash memory device | |
US6184084B1 (en) | Method to elimate silicide cracking for nand type flash memory devices by implanting a polish rate improver into the second polysilicon layer and polishing it | |
KR100343137B1 (en) | Nonvolatile memory device and method for manufacturing the same | |
Chang et al. | RTCVD oxide and N 2 O anneal for top oxide of ONO film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AU, KENNETH WO-WAI;CHANG, KENT KUOHUA;CHI, DAVID;REEL/FRAME:009814/0792 Effective date: 19990302 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SPANSION INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:019028/0674 Effective date: 20070131 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION INC.;REEL/FRAME:019069/0131 Effective date: 20070131 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: BARCLAYS BANK PLC,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338 Effective date: 20100510 Owner name: BARCLAYS BANK PLC, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338 Effective date: 20100510 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 Owner name: SPANSION TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 Owner name: SPANSION INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION, LLC;REEL/FRAME:036032/0154 Effective date: 20150601 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 |
|
AS | Assignment |
Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238 Effective date: 20160811 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |