US20010046761A1 - Method of fabricating contact pads of a semiconductor device - Google Patents
Method of fabricating contact pads of a semiconductor device Download PDFInfo
- Publication number
- US20010046761A1 US20010046761A1 US09/371,835 US37183599A US2001046761A1 US 20010046761 A1 US20010046761 A1 US 20010046761A1 US 37183599 A US37183599 A US 37183599A US 2001046761 A1 US2001046761 A1 US 2001046761A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- layer
- etching
- opening
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000000758 substrate Substances 0.000 claims abstract description 26
- 238000000034 method Methods 0.000 claims description 47
- 238000005530 etching Methods 0.000 claims description 23
- 238000005229 chemical vapour deposition Methods 0.000 claims description 18
- 238000004140 cleaning Methods 0.000 claims description 9
- 150000004767 nitrides Chemical group 0.000 claims description 4
- 239000005368 silicate glass Substances 0.000 claims description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 2
- 239000012530 fluid Substances 0.000 claims 2
- 239000000463 material Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 115
- 229920002120 photoresistant polymer Polymers 0.000 description 30
- 239000011229 interlayer Substances 0.000 description 23
- 229910052581 Si3N4 Inorganic materials 0.000 description 18
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 17
- 238000001039 wet etching Methods 0.000 description 9
- 239000006117 anti-reflective coating Substances 0.000 description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- 229920005591 polysilicon Polymers 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 3
- 229910021342 tungsten silicide Inorganic materials 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- -1 spacer nitride Chemical class 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
Definitions
- the present invention relates to a method of fabricating a semiconductor device, and more particularly to a method of fabricating a contact pad of a semiconductor device.
- a gate electrode is formed on a semiconductor substrate, and the upper surface and the side walls of the gate electrode are covered by a nitride layer.
- An impurity is implanted into the semiconductor substrate at the both sides of the gate electrode, thereby forming a source/drain region.
- a silicon nitride (SiN) layer is formed on the entire surface of the semiconductor substrate.
- the SiN layer prevents a device isolating region from being etched during a subsequent etching of an insulating layer in preparation for forming a contact pad.
- An inter-layer insulating layer is then formed on the SiN layer.
- a photoresist (PR) pattern is used as a mask to etch the inter-layer insulating layer to form an opening which exposes the source/drain region between the gates.
- PR photoresist
- the PR pattern is removed and a polysilicon layer is formed on the inter-layer insulating layer to fill the opening.
- the polysilicon layer is then etched to remove the unnecessary portions of the polysilicon layer.
- This etching is carried out by employing a Chemical Mechanical Polishing (CMP) process.
- CMP process stops at the nitride layer, which covers the gate electrode and which serves as an etch stop layer. In this manner, referred to as a self-aligned contact method, a contact pad is formed.
- the area of the upper surface of the contact pad is determined by two factors. First, the length of one edge of the upper surface of the contact pad in the direction of the word line is determined by the photoresist PR pattern for forming the contact pad. Second, the length of another edge of the upper surface face of the contact pad in the direction of the bit line is determined by the interval between the word lines. However, the alignment margin of a buried contact (BC) or a direct contact (DC) is determined by the size of the upper surface and by the size of the cell contact.
- BC buried contact
- DC direct contact
- the design rule of the DRAM cell is 0.15 microns
- the maximum size of the pad is 0.15 microns ⁇ 0.15 microns.
- the minimum size of the contact is 0.1 microns
- the alignment margin of the contact relative to the pad is as small as 0.025 microns.
- the present alignment margin for etching processes is 0.05 microns or more, and accordingly, an alignment margin of 0.025 microns is not sufficient, making it difficult to fabricate the pad.
- the present invention seeks to overcome one or more of the above-described drawbacks of the conventional contact pad forming technique.
- the present invention provides a method for fabricating a contact pad for a semiconductor device.
- the semiconductor device comprises a semiconductor substrate having at least two conductive patterns, and the conductive patterns are covered by a first insulating layer.
- the method according to the present invention includes: forming a second insulating layer on the semiconductor substrate, the second insulating layer having an etch selection ratio relative to the first insulating layer.
- the second insulating layer is anisotropically etched using a pad forming mask, to form an opening so as to expose the upper surface of the semiconductor substrate between the conductive patterns.
- the side walls of the opening in the second insulating layer are then isotropically etched, using the pad forming mask again, to expand the size of the opening.
- the expanded opening is filled with a conductive layer to form a contact pad to be electrically connected to the semiconductor substrate.
- FIGS. 1A to 1 C are plan views showing the fabricating process for the contact pad according to the present invention.
- FIG. 2A is a sectional view taken along a line 2 a - 2 a ′ of FIG. 1A;
- FIG. 2B is a sectional view taken along a line 2 b - 2 b ′ of FIG. 1B;
- FIG. 2C is a sectional view taken along a line 2 c - 2 c ′ of FIG. 1C;
- FIG. 3A is a sectional view taken along a line 3 a - 3 a ′ of FIG. 1B;
- FIG. 3B is a sectional view taken along a line 3 b - 3 b ′ of FIG. 1B;
- FIG. 4A is a sectional view taken along a line 4 a - 4 a ′ of FIG. 1C, after forming the bit line;
- FIG. 4B is a sectional view taken along a line 4 b - 4 b ′ of FIG. 1C, after forming the lower electrode of a capacitor.
- FIGS. 1C and 3A the method of fabricating a contact pad for a semiconductor device according to the present invention will be broadly described.
- an inter-layer insulating layer is anisotropically etched to create a pad forming opening so as to expose the upper surface of a semiconductor substrate between conductive patterns.
- the side walls of the opening in the inter-layer insulating layer are isotropically etched to expand the size of the opening.
- FIGS. 1A to 1 C are plan views showing the fabricating process for the contact pad according to the present invention. More specifically, FIG. 1A is a plan view showing the fabricating process up to the process step of dry-etching the inter-layer insulating layer for forming the contact pad, and FIG. 2A is a sectional view taken along a line 2 a - 2 a ′ of FIG. 1A.
- gate lines 104 are formed on a semiconductor substrate 100 , and an inter-layer insulating layer 110 is formed on the semiconductor substrate, covering the gate lines 104 .
- the inter-layer insulating layer may be an oxide layer formed by chemical vapor deposition (CVD), such as a high density plasma (HDP) layer, an Undoped Silicate Glass (USG) layer, or a Borophosphorus Silicate Glass (BPSG) layer.
- a photoresist PR pattern is formed by employing a photo etching process, whereby the PR pattern defines a pad forming region in the vertical direction relative to the gates (i.e., word lines) 104 .
- the inter-layer insulating layer 110 is partly etched until the surface of the semiconductor substrate and a part of the gate are exposed, thereby forming an opening 112 . The above process will now be described in greater detail.
- a device isolating region 102 is formed on the semiconductor substrate 100 to define an active region and an inactive region. Then, on the semiconductor substrate 100 , there are sequentially formed a gate oxide layer (not shown), a polysilicon layer 104 a (conductive layer), a tungsten silicide layer 104 b , a silicon nitride layer 104 c , a high temperature oxide (HTO) layer 104 d , a SiON layer (not shown), which acts as an anti-reflective coating (ARC), and a photoresist layer. Also, in order to form a gate line 104 , a photoresist pattern (not shown) is formed.
- etching is carried out on the SiON layer, the HTO layer 104 d and the silicon nitride layer 104 c to remove certain portions of them. In this manner, another mask is created for forming the gate line 104 .
- the photoresist pattern is removed, and then the tungsten silicide layer 104 b , the polysilicon layer 104 a , and the gate oxide layer are etched by using the mask which consists of the remaining portions of the SiON layer, the HTO layer and the silicon nitride layer.
- a gate line 104 which consists of the polysilicon layer 104 a and the tungsten silicide layer 104 b with a silicon nitride capping layer.
- the SiON layer is completely removed, while the HTO layer 104 d partially remains.
- the ARC is formed to facilitate the patterning of the photoresist layer.
- a spacer SiN layer is then formed on the entire surface of the semiconductor substrate 100 .
- This spacer SiN layer is anisotropically etched to form SiN spacers on the side walls of the gate electrode, thereby forming a gate line 104 which is covered with the insulating layer 104 c comprising the silicon nitride capping layer and the spacer nitride layer.
- Impurity ions are implanted into the semiconductor substrate 100 and along both sides of the gate line 104 , before and after the formation of the spacers. These implanted ions are diffused by the heat released during the formation of the insulating layer and during the heat treatment, thereby forming a source/drain region 106 .
- a protection SiN layer 108 On the entire surface of the semiconductor substrate 100 , there are formed a protection SiN layer 108 , and a first inter-layer insulating layer (oxide layer) 110 which is any one of HDP, USG, and BPSG layers, formed by the CVD process.
- a protection SiN layer 108 On the entire surface of the semiconductor substrate 100 , there are formed a protection SiN layer 108 , and a first inter-layer insulating layer (oxide layer) 110 which is any one of HDP, USG, and BPSG layers, formed by the CVD process.
- a CMP process is then carried out to flatten or planarize the CVD oxide layer 110 .
- the CVD oxide layer 110 there are sequentially formed an ARC layer (having a thickness of 300-600 ⁇ ) and a photoresist layer.
- the photoresist layer is patterned by applying a photo etching process, thereby forming a photoresist PR pattern for defining a pad forming region.
- the ARC layer and the CVD oxide layer 110 are sequentially dry-etched by using the photoresist PR pattern as a mask, thereby forming an opening 112 .
- the protection SiN layer 108 prevents the etching of the oxide layer which forms the device isolating region. Therefore, the breakdown phenomenon of the transistor, which is apt to occur due to the etching of the oxide layer, can be prevented.
- the dry etching of the CVD oxide layer 110 should be carried out in such a manner that the CVD oxide layer 110 leaves a small enough thickness amount to be easily removed by the later wet etching.
- the side walls 112 a of the opening 112 i.e., the side walls of the CVD oxide layer 110 , the ARC, and the photoresist PR pattern form a vertically straight line (FIG. 2A).
- the side walls of the CVD oxide layer 110 are further etched to form an enlarged opening. This enlarged opening is then filled with a conductive layer to expand the upper surface area of the contact pad thus formed.
- FIG. 1B is a plan view of the structure after the wet etching according to the present invention
- FIG. 2B is a sectional view taken along a line 2 b - 2 b ′ of FIG. 1B
- FIG. 3A is a sectional view taken along a line 3 a - 3 a ′ of FIG. 1B
- FIG. 3B is a sectional view taken along a line 3 b - 3 b ′ of FIG. 1B.
- a wet isotropic etching is carried out using a solution containing: deionized (DI) water and HF at a ratio of 100:1 to 1000:1, and one of an SC 1 cleaning solution comprising H 2 O 2 , NH 4 OH and H 2 O at a ratio of 4:1:20, an SC 2 cleaning solution comprising H 2 O 2 , NCl and H 2 O at a ratio of 1:1:6, or a combination of the SC 1 and SC 2 cleaning solutions (i.e., an RCA cleaning solution).
- DI deionized
- the side walls 112 a of the CVD oxide layer 110 within the opening 112 are etched, and the CVD oxide layer 110 (i.e., along its side walls) is preferably etched at a rate of 500 ⁇ /min.
- This wet etching procedure is timed, and removes the photoresist layer by using the ARC and SiON layer as a mask.
- the etching is continued until the side walls of the CVD oxide layer 110 are etched by about 1 ⁇ 4 of the gate width, which satisfies the desired design rule. If the etching exceeds the 1 ⁇ 4 of the gate width, then an oxide layer breakdown may occur between the contact pads, and therefore the insulation between the contact pads collapses.
- the side walls of the opening are as indicated by the dotted lines 112 b in FIGS. 1B and 2B.
- the dotted lines 112 b are expanded in the directions of the word lines and bit lines, and as shown in FIG. 2B, the side walls 112 b are expanded below the photoresist PR pattern.
- the opening is expanded from the conventional side walls 112 a to new side walls 112 b along the word lines 104 .
- the protection SiN layer is exposed at a place where the contact pad is to be formed.
- FIG. 1C is a plan view showing the final structure in which the contact pad is formed by filling the opening with a conductive layer
- FIG. 2C is a sectional view taken along a line 2 c - 2 c ′ of FIG. 1C.
- the exposed protection SiN layer is removed by a well known etching process, with the result that the upper surface of the source/drain region 106 of the contact pad forming region is exposed. Further, the ARC layer and the photoresist layer which have been used as a mask are removed. Then a conductive layer, e.g., a polysilicon layer, is formed on the CVD oxide layer 110 , that is, the first inter-layer insulating layer, to fill the opening 112 . Then a CMP process or an etch-back process is carried out by using the SiN layer 104 c as an etch stop layer.
- a conductive layer e.g., a polysilicon layer
- FIG. 1C notice that the contact pad 114 does not expand in the bit line direction. Although there is no expansion of the contact pad 114 in the bit line direction, the contact pad 114 does expand in the word line direction, as seen in FIG. 1C by comparing the conventional solid lines 112 a to the dotted lines 112 b as viewed along the word line direction.
- FIG. 4A is a sectional view taken along a line 4 a - 4 a ′ of FIG. 1C, after forming the bit line.
- a second inter-layer insulating layer 116 is formed on the first inter-layer insulating layer 110 , covering the contact pad 114 .
- the second inter-layer insulating layer 116 and the first inter-layer insulating layer 110 are partly etched by using the photoresist pattern (for defining a direct contact (DC) forming region 117 b ) as a mask, thereby forming a DC hole 117 a to expose the contact pad.
- DC direct contact
- the second inter-layer insulating layer 116 there is formed a bit line 118 which is electrically connected through the DC hole 117 a to the contact pad 114 .
- the alignment margin is significantly increased between the DC 117 b and the contact pad 114 . That is, an alignment margin of about 0.05 microns is secured.
- the dotted lines 112 b indicate the side walls of the opening after their enlargement by the wet etching of the CVD oxide layer 110
- the solid lines 112 a indicate the conventional side walls of the opening before the wet etching.
- FIG. 4B is a sectional view taken along a line 4 b - 4 b ′ of FIG. 1C, after forming the lower electrode of a capacitor.
- a third inter-layer insulating layer 120 is formed on the second inter-layer insulating layer 116 , covering the bit line 118 . Then the third inter-layer insulating layer 120 and the second inter-layer insulating layer 116 between the bit lines 118 are partly etched by using the photoresist pattern (for defining a BC forming region) as a mask. Thus a BC 121 is formed which exposes the surface of the contact pad 114 . In this case, the bit line 118 is covered by an insulating layer which has an etch selection ratio relative to the inter-layer insulating layers.
- bit line 118 is not exposed by the etching, and accordingly, there is no possibility that a short circuit may be formed with the BC 121 .
- the photoresist pattern is removed, after which a lower electrode 122 of a capacitor is formed, which is electrically connected through the BC 121 (in the third inter-layer insulating layer 120 ) to the contact pad 114 . If this final structure is cut along the line 4 a - 4 a ′ of FIG. 1C, it would appear as depicted in FIG. 4A.
- the upper surface area of the contact pad is expanded, thereby overcoming the technical and dimensional limitations of the current lithography process. Accordingly, a large alignment margin can be secured between the contact pad and the BC or DC during the formation of the BC or DC which is electrically connected to the contact pad.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a method of fabricating a semiconductor device, and more particularly to a method of fabricating a contact pad of a semiconductor device.
- 2. Description of the Related Art
- As the density of a DRAM device is increased, the pattern line widths of various elements of the DRAM device are narrowed. Consequently, the aspect ratio becomes larger, and this larger aspect ratio makes it more difficult to form a contact that passes through the insulating layer to the semiconductor substrate. In order to solve this problem, contact pads are utilized, and a conventional process for forming a contact pad is described immediately below.
- First, a gate electrode is formed on a semiconductor substrate, and the upper surface and the side walls of the gate electrode are covered by a nitride layer. An impurity is implanted into the semiconductor substrate at the both sides of the gate electrode, thereby forming a source/drain region. Then a silicon nitride (SiN) layer is formed on the entire surface of the semiconductor substrate. The SiN layer prevents a device isolating region from being etched during a subsequent etching of an insulating layer in preparation for forming a contact pad. An inter-layer insulating layer is then formed on the SiN layer. Then a photoresist (PR) pattern is used as a mask to etch the inter-layer insulating layer to form an opening which exposes the source/drain region between the gates. The PR pattern is removed and a polysilicon layer is formed on the inter-layer insulating layer to fill the opening. The polysilicon layer is then etched to remove the unnecessary portions of the polysilicon layer. This etching is carried out by employing a Chemical Mechanical Polishing (CMP) process. The CMP process stops at the nitride layer, which covers the gate electrode and which serves as an etch stop layer. In this manner, referred to as a self-aligned contact method, a contact pad is formed.
- As a result of this contact pad, the aspect ratio is reduced and the thickness of the insulating layer is decreased. Recall that the insulating layer is etched during the formation of a contact hole for an electrical connection to the contact pad.
- This conventional method, however, suffers several drawbacks as explained further below. In the conventional fabricating method, the area of the upper surface of the contact pad is determined by two factors. First, the length of one edge of the upper surface of the contact pad in the direction of the word line is determined by the photoresist PR pattern for forming the contact pad. Second, the length of another edge of the upper surface face of the contact pad in the direction of the bit line is determined by the interval between the word lines. However, the alignment margin of a buried contact (BC) or a direct contact (DC) is determined by the size of the upper surface and by the size of the cell contact. For example, if the design rule of the DRAM cell is 0.15 microns, the maximum size of the pad is 0.15 microns×0.15 microns. If the minimum size of the contact is 0.1 microns, then the alignment margin of the contact relative to the pad is as small as 0.025 microns. However, the present alignment margin for etching processes is 0.05 microns or more, and accordingly, an alignment margin of 0.025 microns is not sufficient, making it difficult to fabricate the pad.
- The present invention seeks to overcome one or more of the above-described drawbacks of the conventional contact pad forming technique.
- Accordingly, it is an object of the present invention to provide a method of fabricating a contact pad for a semiconductor device, in which the upper surface area of the contact pad is increased, thereby achieving a sufficient alignment margin between the contact pad and a contact, which is electrically connected to the contact pad.
- To achieve this and other objects, the present invention provides a method for fabricating a contact pad for a semiconductor device. The semiconductor device comprises a semiconductor substrate having at least two conductive patterns, and the conductive patterns are covered by a first insulating layer. The method according to the present invention includes: forming a second insulating layer on the semiconductor substrate, the second insulating layer having an etch selection ratio relative to the first insulating layer. The second insulating layer is anisotropically etched using a pad forming mask, to form an opening so as to expose the upper surface of the semiconductor substrate between the conductive patterns. The side walls of the opening in the second insulating layer are then isotropically etched, using the pad forming mask again, to expand the size of the opening. The expanded opening is filled with a conductive layer to form a contact pad to be electrically connected to the semiconductor substrate.
- The above object and other advantages of the present invention will become more apparent by describing in detail a preferred embodiment of the present invention with reference to the attached drawings in which:
- FIGS. 1A to1C are plan views showing the fabricating process for the contact pad according to the present invention;
- FIG. 2A is a sectional view taken along a line2 a-2 a′ of FIG. 1A;
- FIG. 2B is a sectional view taken along a
line 2 b-2 b′ of FIG. 1B; - FIG. 2C is a sectional view taken along a
line 2 c-2 c′ of FIG. 1C; - FIG. 3A is a sectional view taken along a line3 a-3 a′ of FIG. 1B;
- FIG. 3B is a sectional view taken along a
line 3 b-3 b′ of FIG. 1B; - FIG. 4A is a sectional view taken along a line4 a-4 a′ of FIG. 1C, after forming the bit line; and
- FIG. 4B is a sectional view taken along a
line 4 b-4 b′ of FIG. 1C, after forming the lower electrode of a capacitor. - Referring first to FIGS. 1C and 3A, the method of fabricating a contact pad for a semiconductor device according to the present invention will be broadly described. Generally, an inter-layer insulating layer is anisotropically etched to create a pad forming opening so as to expose the upper surface of a semiconductor substrate between conductive patterns. Then the side walls of the opening in the inter-layer insulating layer are isotropically etched to expand the size of the opening. Through this novel method, the technical and dimensional limitations of present lithography processes are overcome, and the upper surface area of the contact pad can be expanded. Therefore, the alignment margin between the contact pad and the contact can be increased.
- The preferred embodiment of the method of the present invention will be described referring to FIGS. 1A to1C, 2A to 2C, 3A to 3B, and 4A to 4B.
- FIGS. 1A to1C are plan views showing the fabricating process for the contact pad according to the present invention. More specifically, FIG. 1A is a plan view showing the fabricating process up to the process step of dry-etching the inter-layer insulating layer for forming the contact pad, and FIG. 2A is a sectional view taken along a line 2 a-2 a′ of FIG. 1A.
- Referring to FIGS. 1A and 2A,
gate lines 104 are formed on asemiconductor substrate 100, and an inter-layerinsulating layer 110 is formed on the semiconductor substrate, covering the gate lines 104. The inter-layer insulating layer may be an oxide layer formed by chemical vapor deposition (CVD), such as a high density plasma (HDP) layer, an Undoped Silicate Glass (USG) layer, or a Borophosphorus Silicate Glass (BPSG) layer. A photoresist PR pattern is formed by employing a photo etching process, whereby the PR pattern defines a pad forming region in the vertical direction relative to the gates (i.e., word lines) 104. By using the photoresist PR pattern as a mask, the inter-layerinsulating layer 110 is partly etched until the surface of the semiconductor substrate and a part of the gate are exposed, thereby forming anopening 112. The above process will now be described in greater detail. - Referring to FIG. 2A, first a
device isolating region 102 is formed on thesemiconductor substrate 100 to define an active region and an inactive region. Then, on thesemiconductor substrate 100, there are sequentially formed a gate oxide layer (not shown), apolysilicon layer 104 a (conductive layer), atungsten silicide layer 104 b, asilicon nitride layer 104 c, a high temperature oxide (HTO)layer 104 d, a SiON layer (not shown), which acts as an anti-reflective coating (ARC), and a photoresist layer. Also, in order to form agate line 104, a photoresist pattern (not shown) is formed. By using the photoresist pattern as a mask, etching is carried out on the SiON layer, theHTO layer 104 d and thesilicon nitride layer 104 c to remove certain portions of them. In this manner, another mask is created for forming thegate line 104. The photoresist pattern is removed, and then thetungsten silicide layer 104 b, thepolysilicon layer 104 a, and the gate oxide layer are etched by using the mask which consists of the remaining portions of the SiON layer, the HTO layer and the silicon nitride layer. Thus, there is formed agate line 104 which consists of thepolysilicon layer 104 a and thetungsten silicide layer 104 b with a silicon nitride capping layer. In this etching process, the SiON layer is completely removed, while theHTO layer 104 d partially remains. As is well known, the ARC is formed to facilitate the patterning of the photoresist layer. - A spacer SiN layer is then formed on the entire surface of the
semiconductor substrate 100. This spacer SiN layer is anisotropically etched to form SiN spacers on the side walls of the gate electrode, thereby forming agate line 104 which is covered with the insulatinglayer 104 c comprising the silicon nitride capping layer and the spacer nitride layer. Impurity ions are implanted into thesemiconductor substrate 100 and along both sides of thegate line 104, before and after the formation of the spacers. These implanted ions are diffused by the heat released during the formation of the insulating layer and during the heat treatment, thereby forming a source/drain region 106. Then on the entire surface of thesemiconductor substrate 100, there are formed aprotection SiN layer 108, and a first inter-layer insulating layer (oxide layer) 110 which is any one of HDP, USG, and BPSG layers, formed by the CVD process. - A CMP process is then carried out to flatten or planarize the
CVD oxide layer 110. Upon theCVD oxide layer 110, there are sequentially formed an ARC layer (having a thickness of 300-600 Å) and a photoresist layer. Then the photoresist layer is patterned by applying a photo etching process, thereby forming a photoresist PR pattern for defining a pad forming region. Then the ARC layer and theCVD oxide layer 110 are sequentially dry-etched by using the photoresist PR pattern as a mask, thereby forming anopening 112. Theprotection SiN layer 108 prevents the etching of the oxide layer which forms the device isolating region. Therefore, the breakdown phenomenon of the transistor, which is apt to occur due to the etching of the oxide layer, can be prevented. - The above process steps are generally the same as the conventional process steps, and the description serves as background information for the following discussion.
- In the present invention, since a wet etching process is carried out after the dry etching, note that the SiN layer should be prevented from being etched by the dry etching process. Therefore, the dry etching of the
CVD oxide layer 110 should be carried out in such a manner that theCVD oxide layer 110 leaves a small enough thickness amount to be easily removed by the later wet etching. - In the above described structure as formed so far, the
side walls 112 a of theopening 112, i.e., the side walls of theCVD oxide layer 110, the ARC, and the photoresist PR pattern form a vertically straight line (FIG. 2A). However, in the present invention, the side walls of theCVD oxide layer 110 are further etched to form an enlarged opening. This enlarged opening is then filled with a conductive layer to expand the upper surface area of the contact pad thus formed. - More specifically, the final structure of FIG. 2A is subjected to a wet isotropic etching process. FIG. 1B is a plan view of the structure after the wet etching according to the present invention, and FIG. 2B is a sectional view taken along a
line 2 b-2 b′ of FIG. 1B. FIG. 3A is a sectional view taken along a line 3 a-3 a′ of FIG. 1B and FIG. 3B is a sectional view taken along aline 3 b-3 b′ of FIG. 1B. - In etching the
CVD oxide layer 110, a wet isotropic etching is carried out using a solution containing: deionized (DI) water and HF at a ratio of 100:1 to 1000:1, and one of an SC1 cleaning solution comprising H2O2, NH4OH and H2O at a ratio of 4:1:20, an SC2 cleaning solution comprising H2O2, NCl and H2O at a ratio of 1:1:6, or a combination of the SC1 and SC2 cleaning solutions (i.e., an RCA cleaning solution). In this wet etching process, only theside walls 112 a of theCVD oxide layer 110 within theopening 112 are etched, and the CVD oxide layer 110 (i.e., along its side walls) is preferably etched at a rate of 500 Å/min. This wet etching procedure is timed, and removes the photoresist layer by using the ARC and SiON layer as a mask. The etching is continued until the side walls of theCVD oxide layer 110 are etched by about ¼ of the gate width, which satisfies the desired design rule. If the etching exceeds the ¼ of the gate width, then an oxide layer breakdown may occur between the contact pads, and therefore the insulation between the contact pads collapses. After the wet etching process, the side walls of the opening are as indicated by the dottedlines 112 b in FIGS. 1B and 2B. - As shown in FIG. 1B, the dotted
lines 112 b are expanded in the directions of the word lines and bit lines, and as shown in FIG. 2B, theside walls 112 b are expanded below the photoresist PR pattern. Referring to FIG. 3B, the opening is expanded from theconventional side walls 112 a tonew side walls 112 b along the word lines 104. As a result of the wet etching, the protection SiN layer is exposed at a place where the contact pad is to be formed. - FIG. 1C is a plan view showing the final structure in which the contact pad is formed by filling the opening with a conductive layer, and FIG. 2C is a sectional view taken along a
line 2 c-2 c′ of FIG. 1C. - Referring to FIG. 2C, the exposed protection SiN layer is removed by a well known etching process, with the result that the upper surface of the source/
drain region 106 of the contact pad forming region is exposed. Further, the ARC layer and the photoresist layer which have been used as a mask are removed. Then a conductive layer, e.g., a polysilicon layer, is formed on theCVD oxide layer 110, that is, the first inter-layer insulating layer, to fill theopening 112. Then a CMP process or an etch-back process is carried out by using theSiN layer 104 c as an etch stop layer. Thus the unnecessary polysilicon layer and the firstinter-layer insulating layer 110, which is positioned higher than thegate 104, are removed, thereby forming acontact pad 114. In FIG. 1C notice that thecontact pad 114 does not expand in the bit line direction. Although there is no expansion of thecontact pad 114 in the bit line direction, thecontact pad 114 does expand in the word line direction, as seen in FIG. 1C by comparing the conventionalsolid lines 112 a to the dottedlines 112 b as viewed along the word line direction. - FIG. 4A is a sectional view taken along a line4 a-4 a′ of FIG. 1C, after forming the bit line. Referring to FIG. 4A, a second
inter-layer insulating layer 116 is formed on the firstinter-layer insulating layer 110, covering thecontact pad 114. Then the secondinter-layer insulating layer 116 and the firstinter-layer insulating layer 110 are partly etched by using the photoresist pattern (for defining a direct contact (DC) formingregion 117 b) as a mask, thereby forming aDC hole 117 a to expose the contact pad. Then on the secondinter-layer insulating layer 116, there is formed abit line 118 which is electrically connected through theDC hole 117 a to thecontact pad 114. Owing to the expansion of thecontact pad 114 in the direction of theword line 104, the alignment margin is significantly increased between theDC 117 b and thecontact pad 114. That is, an alignment margin of about 0.05 microns is secured. Here again, in FIG. 4A, the dottedlines 112 b indicate the side walls of the opening after their enlargement by the wet etching of theCVD oxide layer 110, and thesolid lines 112 a indicate the conventional side walls of the opening before the wet etching. - FIG. 4B is a sectional view taken along a
line 4 b-4 b′ of FIG. 1C, after forming the lower electrode of a capacitor. - Referring to FIG. 4B, a third inter-layer insulating
layer 120 is formed on the secondinter-layer insulating layer 116, covering thebit line 118. Then the third inter-layer insulatinglayer 120 and the secondinter-layer insulating layer 116 between thebit lines 118 are partly etched by using the photoresist pattern (for defining a BC forming region) as a mask. Thus aBC 121 is formed which exposes the surface of thecontact pad 114. In this case, thebit line 118 is covered by an insulating layer which has an etch selection ratio relative to the inter-layer insulating layers. Therefore, thebit line 118 is not exposed by the etching, and accordingly, there is no possibility that a short circuit may be formed with theBC 121. Then the photoresist pattern is removed, after which alower electrode 122 of a capacitor is formed, which is electrically connected through the BC 121 (in the third inter-layer insulating layer 120) to thecontact pad 114. If this final structure is cut along the line 4 a-4 a′ of FIG. 1C, it would appear as depicted in FIG. 4A. - According to the present invention as described above, the upper surface area of the contact pad is expanded, thereby overcoming the technical and dimensional limitations of the current lithography process. Accordingly, a large alignment margin can be secured between the contact pad and the BC or DC during the formation of the BC or DC which is electrically connected to the contact pad.
Claims (11)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1998-33302 | 1998-08-17 | ||
KR98-33302 | 1998-08-17 | ||
KR1019980033302A KR100292820B1 (en) | 1998-08-17 | 1998-08-17 | Method for Manufacturing Pad of Semiconductor Device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010046761A1 true US20010046761A1 (en) | 2001-11-29 |
US6458680B2 US6458680B2 (en) | 2002-10-01 |
Family
ID=19547437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/371,835 Expired - Lifetime US6458680B2 (en) | 1998-08-17 | 1999-08-11 | Method of fabricating contact pads of a semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US6458680B2 (en) |
KR (1) | KR100292820B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050003307A1 (en) * | 2003-07-03 | 2005-01-06 | Shih-Fan Kuan | Method for forming DRAM cell bit-line contact |
US20090155991A1 (en) * | 2007-12-13 | 2009-06-18 | Samsung Electronics Co., Ltd. | Methods of fabricating a semiconductor device |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3664987B2 (en) * | 2001-03-14 | 2005-06-29 | シャープ株式会社 | Electron microscope observation sample preparation method and semiconductor device analysis method |
KR100473733B1 (en) * | 2002-10-14 | 2005-03-10 | 매그나칩 반도체 유한회사 | Semiconductor device and method for manufacturing the same |
US7029959B1 (en) * | 2003-05-06 | 2006-04-18 | Advanced Micro Devices, Inc. | Source and drain protection and stringer-free gate formation in semiconductor devices |
KR100670706B1 (en) * | 2004-06-08 | 2007-01-17 | 주식회사 하이닉스반도체 | Forming method of contact plug in semiconductor device |
KR100818713B1 (en) | 2007-03-23 | 2008-04-02 | 주식회사 하이닉스반도체 | Lithography method for suppressing scum in exposure process |
JP4577382B2 (en) * | 2008-03-06 | 2010-11-10 | 信越半導体株式会社 | Manufacturing method of bonded wafer |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3271094B2 (en) * | 1993-07-05 | 2002-04-02 | ソニー株式会社 | Laminated wiring board and method of manufacturing the same |
US5851923A (en) * | 1996-01-18 | 1998-12-22 | Micron Technology, Inc. | Integrated circuit and method for forming and integrated circuit |
US5960304A (en) * | 1996-05-20 | 1999-09-28 | Texas Instruments Incorporated | Method for forming a contact to a substrate |
JPH1065118A (en) * | 1996-08-19 | 1998-03-06 | Mitsubishi Electric Corp | Semiconductor and manufacture thereof |
-
1998
- 1998-08-17 KR KR1019980033302A patent/KR100292820B1/en not_active IP Right Cessation
-
1999
- 1999-08-11 US US09/371,835 patent/US6458680B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050003307A1 (en) * | 2003-07-03 | 2005-01-06 | Shih-Fan Kuan | Method for forming DRAM cell bit-line contact |
US20090155991A1 (en) * | 2007-12-13 | 2009-06-18 | Samsung Electronics Co., Ltd. | Methods of fabricating a semiconductor device |
US8084344B2 (en) * | 2007-12-13 | 2011-12-27 | Samsung Electronics Co., Ltd. | Methods of fabricating a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
KR20000014091A (en) | 2000-03-06 |
KR100292820B1 (en) | 2001-07-12 |
US6458680B2 (en) | 2002-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100382729B1 (en) | Metal contact structure in semiconductor device and forming method thereof | |
US20030048679A1 (en) | Methods of forming contact holes using multiple insulating layers and integrated circuit devices having the same | |
KR100299594B1 (en) | Manufacturing method of DRAM device | |
KR20040009864A (en) | Semiconductor Device With Self-Aligned Junction Contact Hole And Method Of Fabricating The Same | |
US6607955B2 (en) | Method of forming self-aligned contacts in a semiconductor device | |
US20020024093A1 (en) | Semiconductor device with self-aligned contact structure employing dual spacers and method of manufacturing the same | |
US6337275B1 (en) | Method for forming a self aligned contact in a semiconductor device | |
KR100265773B1 (en) | Fabrication method for contact window of semiconductor device | |
US6255224B1 (en) | Method of forming contact for semiconductor device | |
JP2002359297A (en) | Method for forming contact plug of semiconductor element | |
KR19990076230A (en) | Manufacturing method of DRAM cell capacitor | |
US6680511B2 (en) | Integrated circuit devices providing improved short prevention | |
US6808975B2 (en) | Method for forming a self-aligned contact hole in a semiconductor device | |
US6458680B2 (en) | Method of fabricating contact pads of a semiconductor device | |
US6566236B1 (en) | Gate structures with increased etch margin for self-aligned contact and the method of forming the same | |
US6404020B1 (en) | Method of forming contact pads in a semiconductor device and a semiconductor device formed using the method | |
US6214743B1 (en) | Method and structure for making self-aligned contacts | |
KR960015490B1 (en) | Semiconductor device and method for manufacturing the same | |
KR100408414B1 (en) | Semiconductor device and method for fabricating the same | |
KR19990070614A (en) | Bit line planarization method of semiconductor device | |
JPH1197529A (en) | Manufacture of semiconductor device | |
JP3172229B2 (en) | Method for manufacturing semiconductor device | |
KR100333541B1 (en) | Manufacturing method of semiconductor device | |
KR20010011640A (en) | Method for forming plug-poly in semiconductor device | |
KR100589498B1 (en) | Method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUNG, TAE-YOUNG;LEE, JAE-GOO;KOH, GWAN-HYEOB;REEL/FRAME:010171/0265 Effective date: 19990807 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |