US20010050626A1 - Signal clipping circuit for switched capacitor sigma delta analog to digital converters - Google Patents

Signal clipping circuit for switched capacitor sigma delta analog to digital converters Download PDF

Info

Publication number
US20010050626A1
US20010050626A1 US09/760,286 US76028601A US2001050626A1 US 20010050626 A1 US20010050626 A1 US 20010050626A1 US 76028601 A US76028601 A US 76028601A US 2001050626 A1 US2001050626 A1 US 2001050626A1
Authority
US
United States
Prior art keywords
signal
input
sigma
switch
comparator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/760,286
Other versions
US6424280B2 (en
Inventor
Roberto Sadkowski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US09/760,286 priority Critical patent/US6424280B2/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SADKOWSKI, ROBERTS
Publication of US20010050626A1 publication Critical patent/US20010050626A1/en
Application granted granted Critical
Publication of US6424280B2 publication Critical patent/US6424280B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/478—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication
    • H03M3/48—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication characterised by the type of range control, e.g. limiting
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/478—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication
    • H03M3/488—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication using automatic control
    • H03M3/492—Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication using automatic control in feed forward mode, i.e. by determining the range to be selected directly from the input signal

Definitions

  • This invention relates generally to the field of electronic systems and, in particular, to signal clipping circuits for switched capacitor sigma delta analog-to-digital converters included within audio codec systems.
  • the codifier/decodifier is the algorithm that handles the coding and decoding of audio signals within an electronic system.
  • an audio CODEC is a custom mixed-signal core providing analog-to-digital (A/D) and digital-to-analog (D/A) conversion.
  • a simple serial interface is used to exchange digital data (D/A input and A/D output) between the application specific integrated circuit (ASIC) and CODEC core.
  • Prior art CODEC features delta-sigma A/D and D/A oversampled converters and low power dissipation.
  • a typical uplink channel for a mobile phone voiceband or audio CODEC includes a microphone, amplifier, sigma-delta analog-to-digital converter (ADC) and a digital filter coupled together on one chip.
  • This first chip couples to a digital signal processor for processing the digital signal received.
  • Another chip includes a radio frequency (RF) modulator which is coupled to a last component that includes a RF power amplifier. The signal is transmitted over an antenna to a downlink channel for the mobile phone voiceband CODEC.
  • RF radio frequency
  • the audio CODEC receives an analog voice signal through the microphone and converts it to a digital signal.
  • the digital signal is forwarded to a digital signal processor for processing.
  • This signal is transmitted to a receiver.
  • the digital signal is processed through the digital signal processor and forwarded to a D/A converter.
  • the analog signal is fed to a speaker.
  • the sigma-delta ADC is scaled for a maximum output corresponding to the +3dbm0 code of the pulse code modulation (PCM) data.
  • the analog signal corresponding to this digital upscale value is far less than the maximum allowable dynamic range, which usually is limited by the supply range. This fact could potentially overload the A/D and consequently the digital filter.
  • An FCC test mandatory in the U.S., falls under this category.
  • First and second order sigma delta analog modulators are inherently stable under large input level variations. Higher order modulators, however, can become unstable during the overload condition. Clipping the input signal to a predetermined safe operation level, prevents the modulator from going unstable, without having the need to recover stability after the overloading condition is removed. In other cases, even inherently stable sigma-delta structures have to be protected by a clipping mechanism to prevent post digital filtering from generation of a rail-to-rail digital representation of a quasi-square wave which can over-modulate the RF channel in a typical transmit CODEC channel for wireless applications.
  • the signal is fed to the A/D directly from external sources, such as a microphone or an RF mixer. Accordingly, many audio CODECs no longer include the microphone and amplifier. Thus, there is a need for a clipping solution incorporated within the design of the sigma-delta ADC that is free of overshoot and settling issues.
  • a mixed signal CODEC including an improved sigma-delta ADC limits input signals into a switched capacitor configuration and avoids adding circuit overhead in the signal path. Additionally, it avoids overshoot and settling problems.
  • This improved sigma-delta ADC having an input signal and an output signal, includes a switch, a clipping circuit, and a sigma-delta ADC. It solves the clipping signal problem by limiting the signal right at the input of the sigma-delta ADC.
  • the clipping circuit couples to the switch and the sigma-delta ADC for switching the voltage applied to the sigma-delta ADC between the input signal and at least one threshold voltage.
  • the fixed threshold voltage is applied to the sigma-delta ADC, which converts fixed threshold voltage into a digital signal. Moreover, when the input signal goes below that prescribed threshold, the incoming signal is applied to the sigma-delta ADC, which converts the incoming signal. In the alternative, when the input signal goes below a prescribed lower threshold, the fixed threshold voltage is applied to the sigma-delta ADC, which converts fixed threshold voltage. Furthermore, when the input signal goes above that prescribed threshold, the incoming signal is applied to the sigma-delta ADC, which converts the incoming signal. Given this solution, minimum power and area overhead exist.
  • FIG. 1 is a schematic of a known simplified input stage of a sigma delta modulator
  • FIG. 2 is a schematic of a signal clipping circuit in accordance with the present invention.
  • FIG. 3 a is a diagram of the input voltage applied with respect to time.
  • FIG. 3 b is a diagram of the clipped input voltage in accordance with the present invention.
  • a circuit is presented here, that clips the incoming signal to predetermined levels without disturbing the signal path and adding little overhead to the power and area requirements.
  • FIG. 1 an embodiment disclosed in our copending application, Ser. No. 09/351,610, filed Jul. 12, 1999 includes analog clipping circuits 40 and 42 are coupled to the differential inputs of the sigma-delta A/D 26 , to avoid overdriving the sigma-delta A/D 26 .
  • the analog clipping circuits 40 and 42 add minimum overhead in area and power.
  • the maximum allowable dynamic range at the input of the sigma delta A/D 26 is a minimum of 0.625 volts and a maximum 2.375 volts.
  • the fully differential signal is 3.5 volts (+1.75 volts to ⁇ 1.75 volts).
  • Each single ended signal is clipped at a low of 0.625 volts (V RL ) and a high of 2.375 volts (V RH ).
  • V RL 0.625 volts
  • V RH 2.375 volts
  • the voiceband CODEC having an improved sigma-delta A/D converter in accordance with the present invention is shown in FIG. 2.
  • the incoming signal ⁇ in is connected to the comparators C p and C n , as well. Threshold voltages, V p and V n , are coupled to comparators, C p and C n , respectively.
  • the incoming signal is sensed by comparators C p and C n , comparing the incoming signal with voltages V p and V n .
  • Comparators C p and C n are connected to switches, sw p and sw n , respectively for switching in voltage levels, V p and V n , respectively.
  • switches sw l , sw p and sw n couple to a sigma-delta ADC 34 .
  • Switch sw l couples to receive the incoming signal ⁇ in . Since speed and offset are not a primary concerned here, comparators, C p and C n , can be designed for operating at very low power.
  • the reference voltages, V n and V p may be generated from a bandgap reference or derived from the supply through a resistor/diode division.
  • switch sw l In operation, when incoming signal ⁇ in rises above the threshold voltage V p , switch sw l opens and comparator C p turns on, closing switch sw p . Accordingly, the fixed voltage V p is supplied to the sigma delta ADC 34 . When the value of the signal goes below the threshold voltage, comparator C p shuts off, opening switch sw p . Simultaneously, switch sw l closes and incoming signal ⁇ in is supplied directly to sigma-DAC 34 .
  • switch sw l opens and comparator C n turns on, closing switch sw n . Accordingly, the fixed voltage V n is supplied to the sigma delta ADC 34 .
  • the comparator C n shuts off, opening switch sw n .
  • switch sw l closes and incoming signal ⁇ in is supplied directly to the sigma delta ADC.
  • FIG. 3 a displays the input signal ⁇ in
  • FIG. 3 b shows the clipped input signal ⁇ clip seen by the sigma-delta ADC 34 .
  • FIG. 3 b shows the clipped input signal ⁇ clip seen by the sigma-delta ADC 34 .
  • switch sw l opens and comparator C p turns on, closing switch sw p .
  • the voltage v clip is equal to the threshold voltage ⁇ p .
  • the comparator C p shuts off, opening switch sw p .
  • Switch sw l closes and, as a result, voltage ⁇ clip equals the incoming signal ⁇ in .
  • switch sw l opens and the comparator C n turns on, closing switch sw n . Accordingly, voltage ⁇ clip equals the fixed voltage V n .

Abstract

A mixed signal CODEC including an improved sigma-delta ADC (20) which limits input signals into a switched capacitor configuration and avoids adding circuit overhead in the signal path is disclosed herein. Additionally, it avoids overshoot and settling problems. This sigma-delta analog-to-digital converter (20), having an input signal and an output signal, includes a switch (sw1), a clipping circuit (21), and a known sigma-delta ADC (34). It solves the clipping signal problem by limiting the signal right at the input of the sigma-delta ADC (34). The clipping circuit (21) couples to the switch (sw1) and the sigma-delta ADC (34) for switching the voltage applied to the sigma-delta ADC between the input signal (vin) and at least one threshold voltage (Vn and Vp).

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This invention is related to our copending application, Ser. No. 09/351,610, filed Jul. 12, 1999. This application is incorporated by reference herein.[0001]
    • FIELD OF THE INVENTION
  • This invention relates generally to the field of electronic systems and, in particular, to signal clipping circuits for switched capacitor sigma delta analog-to-digital converters included within audio codec systems. [0002]
    • BACKGROUND OF THE INVENTION
  • The codifier/decodifier (CODEC) is the algorithm that handles the coding and decoding of audio signals within an electronic system. Specifically, an audio CODEC is a custom mixed-signal core providing analog-to-digital (A/D) and digital-to-analog (D/A) conversion. A simple serial interface is used to exchange digital data (D/A input and A/D output) between the application specific integrated circuit (ASIC) and CODEC core. Prior art CODEC features delta-sigma A/D and D/A oversampled converters and low power dissipation. [0003]
  • A typical uplink channel for a mobile phone voiceband or audio CODEC includes a microphone, amplifier, sigma-delta analog-to-digital converter (ADC) and a digital filter coupled together on one chip. This first chip couples to a digital signal processor for processing the digital signal received. Another chip includes a radio frequency (RF) modulator which is coupled to a last component that includes a RF power amplifier. The signal is transmitted over an antenna to a downlink channel for the mobile phone voiceband CODEC. [0004]
  • Initially, the audio CODEC receives an analog voice signal through the microphone and converts it to a digital signal. The digital signal is forwarded to a digital signal processor for processing. This signal is transmitted to a receiver. In the receiver, the digital signal is processed through the digital signal processor and forwarded to a D/A converter. The analog signal is fed to a speaker. [0005]
  • In most prior art CODECs, the sigma-delta ADC is scaled for a maximum output corresponding to the +3dbm0 code of the pulse code modulation (PCM) data. The analog signal corresponding to this digital upscale value is far less than the maximum allowable dynamic range, which usually is limited by the supply range. This fact could potentially overload the A/D and consequently the digital filter. An FCC test, mandatory in the U.S., falls under this category. Once the digital filter overloads, internal clipping mechanisms prevent wrap around of the digital signal, thus creating a digital representation of a trapezoidal signal that contains harmonics with sufficient power to increase the FM modulation depth. [0006]
  • First and second order sigma delta analog modulators are inherently stable under large input level variations. Higher order modulators, however, can become unstable during the overload condition. Clipping the input signal to a predetermined safe operation level, prevents the modulator from going unstable, without having the need to recover stability after the overloading condition is removed. In other cases, even inherently stable sigma-delta structures have to be protected by a clipping mechanism to prevent post digital filtering from generation of a rail-to-rail digital representation of a quasi-square wave which can over-modulate the RF channel in a typical transmit CODEC channel for wireless applications. [0007]
  • Several implementations have been proposed to solve this problem. Most of them deal with clipping the signal in a previous analog amplifier stage. The solution provided in our copending application includes a multiplexer amplifier having an analog output signal, a sigma-delta ADC having an input coupled to the analog output signal and a clipping circuit coupled to the input of the ADC for clipping the analog output signal. While this analog solution avoids saturation and provides an effective clipping mechanism to prevent wrap around of the digital signal, it is prone to overshoot and settling issues. [0008]
  • In present systems, however, the signal is fed to the A/D directly from external sources, such as a microphone or an RF mixer. Accordingly, many audio CODECs no longer include the microphone and amplifier. Thus, there is a need for a clipping solution incorporated within the design of the sigma-delta ADC that is free of overshoot and settling issues. [0009]
    • SUMMARY OF THE INVENTION
  • A mixed signal CODEC including an improved sigma-delta ADC limits input signals into a switched capacitor configuration and avoids adding circuit overhead in the signal path. Additionally, it avoids overshoot and settling problems. This improved sigma-delta ADC, having an input signal and an output signal, includes a switch, a clipping circuit, and a sigma-delta ADC. It solves the clipping signal problem by limiting the signal right at the input of the sigma-delta ADC. The clipping circuit couples to the switch and the sigma-delta ADC for switching the voltage applied to the sigma-delta ADC between the input signal and at least one threshold voltage. When the input signal goes above a prescribed upper threshold, the fixed threshold voltage is applied to the sigma-delta ADC, which converts fixed threshold voltage into a digital signal. Moreover, when the input signal goes below that prescribed threshold, the incoming signal is applied to the sigma-delta ADC, which converts the incoming signal. In the alternative, when the input signal goes below a prescribed lower threshold, the fixed threshold voltage is applied to the sigma-delta ADC, which converts fixed threshold voltage. Furthermore, when the input signal goes above that prescribed threshold, the incoming signal is applied to the sigma-delta ADC, which converts the incoming signal. Given this solution, minimum power and area overhead exist. [0010]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings in which like reference numbers indicate like features and wherein: [0011]
  • FIG. 1 is a schematic of a known simplified input stage of a sigma delta modulator; [0012]
  • FIG. 2 is a schematic of a signal clipping circuit in accordance with the present invention; [0013]
  • FIG. 3[0014] a is a diagram of the input voltage applied with respect to time; and
  • FIG. 3[0015] b is a diagram of the clipped input voltage in accordance with the present invention.
    • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • A circuit is presented here, that clips the incoming signal to predetermined levels without disturbing the signal path and adding little overhead to the power and area requirements. In FIG. 1, an embodiment disclosed in our copending application, Ser. No. 09/351,610, filed Jul. 12, 1999 includes [0016] analog clipping circuits 40 and 42 are coupled to the differential inputs of the sigma-delta A/D 26, to avoid overdriving the sigma-delta A/D 26. The analog clipping circuits 40 and 42 add minimum overhead in area and power. For the preferred embodiment, the maximum allowable dynamic range at the input of the sigma delta A/D 26 is a minimum of 0.625 volts and a maximum 2.375 volts. The fully differential signal is 3.5 volts (+1.75 volts to −1.75 volts). Each single ended signal is clipped at a low of 0.625 volts (VRL) and a high of 2.375 volts (VRH). This clipping problem solution adds a pre-amp to the signal path. The amplifier then, has to perform better than the noise specification of the channel which implies high current consumption and silicon area utilization. This solution adds a constraint to the external driving source since now the input to the chip is not capacitively coupled anymore but rather has low resistance.
  • The voiceband CODEC having an improved sigma-delta A/D converter in accordance with the present invention is shown in FIG. 2. The incoming signal ν[0017] in is connected to the comparators Cp and Cn, as well. Threshold voltages, Vp and Vn , are coupled to comparators, Cp and Cn, respectively. The incoming signal is sensed by comparators Cp and Cn, comparing the incoming signal with voltages Vp and Vn. Comparators Cp and Cn are connected to switches, swp and swn, respectively for switching in voltage levels, Vp and Vn, respectively. All three switches, swl, swp and swn, couple to a sigma-delta ADC 34. Switch swl, couples to receive the incoming signal νin. Since speed and offset are not a primary concerned here, comparators, Cp and Cn , can be designed for operating at very low power. The reference voltages, Vn and Vp, may be generated from a bandgap reference or derived from the supply through a resistor/diode division.
  • In operation, when incoming signal ν[0018] in rises above the threshold voltage Vp, switch swl opens and comparator Cp turns on, closing switch swp. Accordingly, the fixed voltage Vp is supplied to the sigma delta ADC 34. When the value of the signal goes below the threshold voltage, comparator Cp shuts off, opening switch swp. Simultaneously, switch swl closes and incoming signal νin is supplied directly to sigma-DAC 34.
  • When incoming signal ν[0019] in goes below threshold voltage Vn, switch swl opens and comparator Cn turns on, closing switch swn. Accordingly, the fixed voltage Vn is supplied to the sigma delta ADC 34. When the value of signal νin rises above the threshold voltage Vn, the comparator Cn shuts off, opening switch swn. Simultaneously, switch swl closes and incoming signal νinis supplied directly to the sigma delta ADC.
  • FIG. 3[0020] a displays the input signal νin, while FIG. 3b shows the clipped input signal νclip seen by the sigma-delta ADC 34. As shown in FIG. 3b, when incoming signal νin rises above the threshold voltage Vp, switch swl opens and comparator Cp turns on, closing switch swp. As a result, the voltage vclip is equal to the threshold voltage νp. When the value of the signal νin goes below the threshold voltage Vp, the comparator Cp shuts off, opening switch swp. Switch swl closes and, as a result, voltage νclip equals the incoming signal νin. When the incoming signal νin goes below threshold voltage Vn, switch swl opens and the comparator Cn turns on, closing switch swn. Accordingly, voltage νclip equals the fixed voltage Vn.
  • Those skilled in the art to which the invention relates will appreciate that various substitutions, modifications and additions can be made to the described embodiments, without departing from the spirit and scope of the invention as defined by the claims. [0021]

Claims (6)

What is claimed is:
1. A sigma-delta analog-to-digital converter, having an input signal and an output signal comprising:
a switch;
a clipping circuit coupled to the switch for switching between the input signal and at least one threshold voltage;
a sigma-delta analog-to-digital converter having an input coupled to the clipping circuit output.
2. The device of
claim 1
 wherein the clipping circuit comprises a first branch for clipping the output signal at an upper boundary, and a second branch for clipping the output signal at a lower boundary.
3. The device of
claim 2
 wherein the first branch comprises:
a comparator having an output, a first input coupled to receive a first threshold voltage and a second input coupled to receive the input signal; and
a switch coupled to the output of the comparator, the output voltage of the comparator couples to the switch to open and close the switch.
4. The device of
claim 3
 wherein the first input of the comparator is a negative input and the second input of the comparator is a positive input.
5. The device of
claim 2
 wherein the second branch comprises:
a comparator having an output, a first input coupled to receive a first threshold voltage and a second input coupled to receive the input signal; and
a switch coupled to the output of the comparator, the output voltage of the comparator couples to the switch to open and close the switch.
6. The device of
claim 5
 wherein the first input of the comparator is a negative input and the second input of the comparator is a positive input.
US09/760,286 2000-01-21 2001-01-12 Signal clipping circuit for switched capacitor sigma delta analog to digital converters Expired - Lifetime US6424280B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/760,286 US6424280B2 (en) 2000-01-21 2001-01-12 Signal clipping circuit for switched capacitor sigma delta analog to digital converters

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US17744500P 2000-01-21 2000-01-21
US09/760,286 US6424280B2 (en) 2000-01-21 2001-01-12 Signal clipping circuit for switched capacitor sigma delta analog to digital converters

Publications (2)

Publication Number Publication Date
US20010050626A1 true US20010050626A1 (en) 2001-12-13
US6424280B2 US6424280B2 (en) 2002-07-23

Family

ID=26873300

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/760,286 Expired - Lifetime US6424280B2 (en) 2000-01-21 2001-01-12 Signal clipping circuit for switched capacitor sigma delta analog to digital converters

Country Status (1)

Country Link
US (1) US6424280B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2440006A (en) * 2006-07-12 2008-01-16 Texas Instruments Inc ADC for use with digital receiver
CN104300987A (en) * 2013-07-18 2015-01-21 亚德诺半导体技术公司 Digital tuning engine for highly programmable delta-sigma analog-to-digital converters

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6882861B2 (en) * 2001-04-30 2005-04-19 Texas Instruments Incorporated Wireless user terminal and system having signal clipping circuit for switched capacitor sigma delta analog to digital converters
WO2003055195A2 (en) * 2001-12-18 2003-07-03 Globespan Virata Incorporated System and method for rate enhanced shdsl
US7110726B1 (en) * 2003-05-22 2006-09-19 Quake Global, Inc. RF ASIC for subscriber communicator
DE102007018613A1 (en) * 2007-04-19 2008-10-23 Xignal Technologies Ag Circuit arrangement and method for signal voltage limiting
US9100035B2 (en) * 2013-03-01 2015-08-04 Texas Instruments Incorporated Asynchronous sampling using a dynamically adustable snapback range

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6018262A (en) * 1994-09-30 2000-01-25 Yamaha Corporation CMOS differential amplifier for a delta sigma modulator applicable for an analog-to-digital converter
US6084467A (en) * 1998-10-30 2000-07-04 Texas Instruments Incorporated Analog amplifier clipping circuit
US6229470B1 (en) * 1998-07-28 2001-05-08 Texas Instruments Incorporated Analog clipping circuit for mixed signal codecs

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3278685A (en) * 1962-12-31 1966-10-11 Ibm Wave analyzing system
JPH0656394B2 (en) * 1983-06-03 1994-07-27 株式会社日立製作所 Signal selection circuit
US4873702A (en) * 1988-10-20 1989-10-10 Chiu Ran Fun Method and apparatus for DC restoration in digital receivers
JP3813256B2 (en) * 1996-09-06 2006-08-23 日本バーブラウン株式会社 Waveform shaping circuit for function arithmetic circuit
US6255974B1 (en) * 1999-01-08 2001-07-03 Mitsubishi Electric And Electronics Usa, Inc Programmable dynamic range sigma delta A/D converter
US6275178B1 (en) * 2000-01-27 2001-08-14 Motorola, Inc. Variable capacitance voltage shifter and amplifier and a method for amplifying and shifting voltage

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6018262A (en) * 1994-09-30 2000-01-25 Yamaha Corporation CMOS differential amplifier for a delta sigma modulator applicable for an analog-to-digital converter
US6229470B1 (en) * 1998-07-28 2001-05-08 Texas Instruments Incorporated Analog clipping circuit for mixed signal codecs
US6084467A (en) * 1998-10-30 2000-07-04 Texas Instruments Incorporated Analog amplifier clipping circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2440006A (en) * 2006-07-12 2008-01-16 Texas Instruments Inc ADC for use with digital receiver
GB2440006B (en) * 2006-07-12 2009-07-01 Texas Instruments Inc Analog-to-digital conversion in receiver system
CN104300987A (en) * 2013-07-18 2015-01-21 亚德诺半导体技术公司 Digital tuning engine for highly programmable delta-sigma analog-to-digital converters

Also Published As

Publication number Publication date
US6424280B2 (en) 2002-07-23

Similar Documents

Publication Publication Date Title
EP1638204B1 (en) Power amplifier and transmitter
US6577258B2 (en) Adaptive sigma-delta data converter for mobile terminals
US20120229316A1 (en) Delta-sigma modulator approach to increased amplifier gain resolution
US6882861B2 (en) Wireless user terminal and system having signal clipping circuit for switched capacitor sigma delta analog to digital converters
WO2002075920A2 (en) Segmented power amplifier and method of control
KR20030020436A (en) Apparatus for reducing DC offset in a receiver
US20190238151A1 (en) Analog-to-digital converter capable of generate digital output signal having different bits
US20040036636A1 (en) Tone-free dithering methods for sigma-delta DAC
US6424280B2 (en) Signal clipping circuit for switched capacitor sigma delta analog to digital converters
US20060087463A1 (en) Error feedback structure for delta-sigma modulators with improved stability
US20040014450A1 (en) Signal receiving apparatus and gain control method using analog control AGC and step control AGC
US7593483B2 (en) Nonlinear mapping in digital-to-analog and analog-to-digital converters
EP1130785A2 (en) Signal clipping circuit for switched capacitor sigma delta analog to digital converters
US6664841B1 (en) Method and apparatus for conditioning an analog signal
US6331834B1 (en) Wideband data converter with adaptive segment shuffling
JP4043441B2 (en) Switching DAC pulse encoding circuit
US8410963B2 (en) Data converter circuit and method
US6724830B2 (en) High efficiency line driver for high crest-factor signals such as DMT/ADSL signals
US6518849B1 (en) Dynamic delay compensation versus average switching frequency in a modulator loop and methods thereof
US6567491B1 (en) High efficiency line driver for high crest-factor signals such as DMT/ADSL signals
US6831581B1 (en) Digital-to-analog converter arrangement with an array of unary digital-to-analog converting elements usable for different signal types
JP3885911B2 (en) D / A converter
US7369071B2 (en) Analog and digital signal mixer
JP2001168716A (en) Changeover current d/a converter capable of minimizing current drain
JP3949817B2 (en) Audio mute unit

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SADKOWSKI, ROBERTS;REEL/FRAME:011494/0800

Effective date: 20000118

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12