US20020005392A1 - Systems and methods for variable mode plasma enhanced processing of semiconductor wafers - Google Patents

Systems and methods for variable mode plasma enhanced processing of semiconductor wafers Download PDF

Info

Publication number
US20020005392A1
US20020005392A1 US09/192,810 US19281098A US2002005392A1 US 20020005392 A1 US20020005392 A1 US 20020005392A1 US 19281098 A US19281098 A US 19281098A US 2002005392 A1 US2002005392 A1 US 2002005392A1
Authority
US
United States
Prior art keywords
plasma
wafer
mode
sccm
semiconductor wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/192,810
Other versions
US6379576B2 (en
Inventor
Leroy Luo
Rene George
Stephen E. Savas
Craig Ranft
Wolfgang Helle
Robert Guerra
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mattson Technology Inc
Original Assignee
Mattson Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mattson Technology Inc filed Critical Mattson Technology Inc
Priority to US09/192,810 priority Critical patent/US6379576B2/en
Assigned to MATTSON TECHNOLOGY, INC. reassignment MATTSON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RANFT, CRIAG, GEORGE, RENE, LUO, LEROY, GUERRA, ROBERT, HELLE, WOLFGANG, SAVAS, STEPHEN E.
Publication of US20020005392A1 publication Critical patent/US20020005392A1/en
Application granted granted Critical
Publication of US6379576B2 publication Critical patent/US6379576B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/02068Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • H01L21/02071Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a delineation, e.g. RIE, of conductive layers
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26Processing photosensitive materials; Apparatus therefor
    • G03F7/42Stripping or agents therefor
    • G03F7/427Stripping or agents therefor using plasma means only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/321Radio frequency generated discharge the radio frequency energy being inductively coupled to the plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32357Generation remote from the workpiece, e.g. down-stream
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02043Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02046Dry cleaning only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/0206Cleaning during device manufacture during, before or after processing of insulating layers
    • H01L21/02063Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31127Etching organic layers
    • H01L21/31133Etching organic layers by chemical means
    • H01L21/31138Etching organic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32Processing objects by plasma generation
    • H01J2237/33Processing objects by plasma generation characterised by the type of processing
    • H01J2237/335Cleaning
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S134/00Cleaning and liquid contact with solids
    • Y10S134/902Semiconductor wafer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/906Cleaning of wafer as interim step

Definitions

  • the field of the present invention relates in general to semiconductor processing. More particularly, the field of the invention relates to systems and methods for variable mode plasma enhanced processing of semiconductor wafers.
  • a silicon wafer may be masked with materials such as silica (silicon oxide or oxide), silicon nitride, and photoresist to protect areas on the wafer during different process steps.
  • materials need to be removed from the surface of the wafer. Aggressive plasma enhanced processing may be desired to remove material quickly and completely, but may expose the wafer to damage.
  • Photoresist is exposed to a number of process steps that change the nature and physical qualities of the photoresist during the time that it is present on a wafer.
  • a simplified discussion of how a semiconductor gate oxide device is formed illustrates how photoresist is used and how its characteristics are changed during use.
  • a thick layer of oxide is usually grown on the surface of the silicon wafer.
  • Photoresist is spun onto the oxide layer and patterned using ultraviolet light and a patterning mask, and the photoresist is subsequently developed to provide protected oxide areas and unprotected oxide areas.
  • the photoresist is developed rapidly, which usually traps some of the solvent in which the photoresist was suspended below the cured surface.
  • oxide is removed from the unprotected areas using reactive-ion etching, for example.
  • metal species such as ions, free radicals, other energetic species, or other metal atoms are implanted into silicon underlying the patterned oxide to form the gate in the semiconductor device. This process is often referred to as high-dose ion implant. Metal species are driven through the oxide and into the silicon to a desired concentration and depth using a selected dose of metal species and high energy, and these species are also unavoidably driven into the photoresist during this process.
  • the contacts of the device are metalized and the photoresist is removed from the wafer. It is highly desirable to remove the photoresist with high selectivity and minimal disturbance to the Si, SiO 2 , Si 3 N 4 , metal, and other structural and/or masking materials present on the wafer so that device performance and reliability are ensured and so that further processing of the wafer remains uncomplicated by the resist strip.
  • photoresist usually becomes very difficult to remove as a result of the numerous processing steps to which it is exposed. A number of methods have been developed in an attempt to remove this hardened and changed photoresist.
  • One method of removing photoresist is a wet-chemical method as exemplified by Japanese patent application JP 55064233.
  • a wafer having a photoresist layer is washed with a chlorinated aliphatic hydrocarbon and lower alkanol.
  • the wafer must be washed and dried after stripping the photoresist with the chlorinated hydrocarbon and alcohol mixture, which increases the number of steps required to process wafers and consequently increases the time required to process wafers.
  • Another method of stripping photoresist from a wafer is a dry method that utilizes the reactive species created in a dry plasma to react with photoresist and strip it from the surface of the wafer.
  • photoresist is removed in two steps. First, a plasma of oxygen and forming gas (a nonexplosive mixture of nitrogen and hydrogen gases) is created, and the plasma products are passed over the photoresist layer on the wafer at a temperature of approximately 150° C. for approximately 5-20 minutes to remove the layer of crust from the surface. This step usually produces only partial removal of the crust. After this first step, a plasma formed from oxygen or a mixture of oxygen and nitrogen is passed over the wafer for 1-2 minutes and at a temperature of approximately 250° C. to remove the remaining photoresist.
  • a plasma of oxygen and forming gas a nonexplosive mixture of nitrogen and hydrogen gases
  • a system and method for varying the properties of a plasma for variable mode processing of a semiconductor wafer would allow more aggressive plasma properties to be used for selected processing steps, such as removal of hardened photoresist crust, and less aggressive plasma properties to be used for more sensitive steps.
  • the plasma properties may be modified using a simple switch without interrupting processing.
  • aspects of the present invention provide a system and method for selectively varying plasma properties for processing of a semiconductor wafer.
  • the modulation of the plasma potential relative to a semiconductor wafer may be varied for different process steps.
  • a capacitive shield may be selectively grounded to vary the level of capacitive coupling and modulation of the plasma.
  • the process pressure, gases, and power level may be modified to modify the plasma properties for different process steps. It is an advantage of these and other aspects of the present invention that plasma properties may be substantially modified without interrupting processing.
  • the plasma properties may be tailored to the specific layers and materials being processed on the surface of the semiconductor wafer throughout the processing cycle.
  • a split or slotted capacitive shield (also referred to as a split Faraday shield) is provided between the induction coil and reactor chamber.
  • a split Faraday shield When the shield is ungrounded relative to the induction coil (i.e., floating), a high energy plasma is formed and energetic charged species are driven toward the surface of the semiconductor wafer.
  • This mode of operation may be used to rapidly remove layers from the surface of a semiconductor wafer. In particular, hardened layers, such as a photoresist crust, may be removed.
  • a shield may be moved radially away from the reactor chamber to increase the size of the slots and decrease the level of shielding.
  • the shield may be raised or lowered to remove all or part of the shielding.
  • the width of the slots in the shield may also be increased or decreased by rotating an inner shield to overlap a portion of the slots.
  • a sliding door or other mechanism may also be used.
  • the inductor may remain shielded and an RF bias may be selectively applied to the wafer support to induce capacitive coupling.
  • An RF bias may also be selectively applied to the shield to induce capacitive coupling.
  • Capacitive coupling and/or modulation of the plasma potential may also be modified in some embodiments without the use of variable capacitive shielding.
  • a relatively high level of capacitive coupling may be provided by an inductor adjacent to a plasma generation chamber.
  • the capacitive coupling may be reduced by raising the inductor above the chamber, so that the inductor is not aligned in a plane adjacent to the plasma.
  • the power to the inductor may need to be increased, so inductive fields extending radially below the inductor are sufficient to sustain the plasma. Nevertheless, capacitive coupling is reduced.
  • a reactor with an energetic plasma such as a capacitive diode reactor or an unshielded or partially shielded inductively coupled reactor, could be used to remove hardened layers of material.
  • a reactor with a lower energy plasma isolated from the semiconductor wafer surface such as a shielded inductively coupled reactor with a charged particle filter, could be used to remove more sensitive layers.
  • aspects of the present invention also provide a system and method for rapidly removing both hard and underlying soft layers of materials from the surface of a semiconductor wafer while reducing the potential for damaging underlying areas of the semiconductor wafer.
  • the surface of the semiconductor wafer is exposed to charged, energetic species from a plasma to remove hardened layers, such as a photoresist crust hardened from high-dose ion implant.
  • hardened layers such as a photoresist crust hardened from high-dose ion implant.
  • modulation of the plasma potential relative to the wafer is reduced which, in turn, reduces bombardment of the wafer by charged, energetic species.
  • the density of charged species may be reduced.
  • the softer underlying layer of material is removed in large part by reactions with disassociated neutral species which diffuse over the wafer rather than by high energy bombardment with charged species.
  • a layer of material covered by a hardened crust may be rapidly removed from the surface of a semiconductor wafer without damaging sensitive underlying areas of the semiconductor wafer.
  • aspects of the present invention also provide variable mode plasma-enhanced processes adapted for (i) removal of photoresist after high-dose ion implant; (ii) post metal etch polymer removal; (iii) via clean; and (iv) other plasma enhanced processes.
  • modulation of the plasma potential, the process pressures and gases, and the power level and frequency may be selectively varied to allow efficient, high throughput processing with reduced potential for damage to the semiconductor wafer.
  • FIG. 1 illustrates an inductively coupled plasma reactor according to an exemplary embodiment of the present invention
  • FIG. 2 illustrates a circuit used to provide variable impedances in an alternate embodiment of the present invention
  • FIGS. 3A and 3B illustrate process steps for removal of photoresist after high-dose ion implant in accordance with exemplary embodiments of the present invention
  • FIG. 4 illustrates process steps for post metal etch polymer removal in accordance with an exemplary embodiment of the present invention
  • FIG. 5 illustrates process steps for via clean in accordance with an exemplary embodiment of the present invention.
  • FIGS. 6A and 6B illustrate an inductively coupled plasma reactor with a movable inductor according to an alternate embodiment of the present invention.
  • aspects of the present invention provide a system and method for variable mode plasma-enhanced processing of a semiconductor wafer.
  • an exemplary embodiment of the present invention may be used to remove photoresist from a semiconductor wafer after high-dose ion implant, for post metal etch polymer removal, for via clean and for other plasma enhanced processes.
  • a semiconductor wafer is placed in a plasma reactor for processing.
  • an energetic plasma is formed to produce both charged species and neutral dissociated species.
  • Capacitive coupling is induced between the semiconductor wafer and the plasma and charged species are driven to the surface of the wafer.
  • the bombardment by the charged species and reaction with dissociated neutral species together provide aggressive processing which may be used, for instance, to remove the hard outer crust on photoresist after high-dose ion implant.
  • the peak-to-peak modulation of the plasma potential may range from about 30 Volts to 100 Volts, or any range subsumed therein, and forms a sheath near the wafer surface with an average direct current potential of between about 20 Volts and 60 Volts, or any range subsumed therein.
  • This mode of plasma processing may be provided by using an inductively coupled plasma reactor without capacitive shielding, with partial capacitive shielding, or with capacitive shielding that is ungrounded or poorly coupled to ground.
  • the energy of bombardment by charged species may be enhanced by applying a bias to the wafer holder.
  • the capacitive coupling between the plasma and the semiconductor wafer may be decreased to reduce bombardment by charged species and isolate the plasma from the wafer surface.
  • processing is carried out by dissociated neutral species and reduced bombardment by charge particles.
  • the peak-to-peak modulation of the plasma potential may range from about 2 Volts to 10 Volts, or any range subsumed therein, and the average direct current potential between the plasma and the wafer may range from about 10 Volts to 15 Volts, or any range subsumed therein.
  • This mode may be provided by using an inductively coupled plasma reactor with a desired level of capacitive shielding.
  • the modulation of the plasma potential relative to the wafer may be varied from a very low level of from a few volts to as high as 100 volts or more with effectively no shielding, or any range subsumed therein.
  • FIG. 1 illustrates an inductively coupled plasma reactor system 100 used in the exemplary embodiment of the present invention.
  • a semiconductor wafer 102 to be processed is placed on an aluminum support 104 in processing chamber 106 .
  • Support 104 may be heated or cooled by a heating or cooling system (not shown) to heat or cool wafers for processing. Gases are exhausted from the system through exhaust outlet 112 .
  • the support 104 rests on a ceramic stand (not shown) which is slotted to allow gas to escape through outlet 112 .
  • Support 104 may be selectively coupled to ground through switch 110 .
  • switch 110 When the switch is closed, charged particles can be driven to ground through semiconductor wafer 102 and support 104 . Thus, when support 104 is grounded, bombardment by charged particles is enhanced. Therefore, switch 110 is typically closed when higher levels of ion bombardment are being used to etch wafer 102 .
  • switch 110 When switch 110 is open, the potential of the support and wafer tend to float at values near the potential of the plasma and ion bombardment is reduced. Therefore, switch 110 is typically open when neutral species and lower levels of bombardment are used to process sensitive areas of the wafer surface.
  • switch 110 is a vacuum switch relay to ground which allows the support to be quickly and easily switched between grounded and ungrounded states.
  • support 104 may be selectively coupled to an RF bias to accelerate ions toward the wafer for enhanced processing. See, e.g., U.S. Pat. No. 5,534,231.
  • a plasma generation chamber 114 is situated above the processing chamber 106 .
  • the top plate 116 of the processing chamber 106 provides a common ground for the components of the plasma generation chamber, and comprises a conductive material such as aluminum or the like.
  • the walls of the plasma generation chamber are made of a nonconductive material such as quartz or alumina and have a thickness of approximately 4 to 6 mm.
  • the generation chamber walls are fixed at their base to the top plate 116 of the processing chamber.
  • the top lid 118 of the plasma generation chamber can be aluminum or similar conductive material or can be the same material as the generation chamber walls.
  • An o-ring seal 120 is compressed between top lid 118 and the plasma generation chamber walls to provide a vacuum seal.
  • a gas inlet 122 is provided through top lid 118 to provide gases into plasma generation chamber 114 .
  • induction coil 124 provides power into the plasma generation chamber.
  • induction coil 124 is a helical coil of copper tubing with three turns encircling the plasma generation chamber. Other inductor configurations with a different size, number of turns or in a different shape, such as a conical or pancake shape, may also be used.
  • Induction coil 124 is connected to a radio frequency (RF) source 126 through an impedance match network or transformer (not shown). Inductively-coupled RF power is typically supplied to the reactor at one of the Industry, Scientific, Medical (ISM) standard frequencies of 13.56, 27.12, 40.68 MHz, or other harmonics of the 13.56 MHz ISM standard frequency.
  • ISM Industry, Scientific, Medical
  • the power is supplied to the coils through an impedance match network or transformer at a frequency in the range from 1 to 27 MHz, although lower frequencies may be used to prevent ion drive-in into the wafer being processed.
  • RF energy is typically applied to the induction coil at a power of between about 900 and 3,000 Watts, or any range subsumed therein.
  • a split Faraday shield 128 is provided between the induction coil 124 and the plasma generation chamber 114 .
  • the bottom of the split Faraday shield 128 sits on an insulating ring 130 which may be used to electrically isolate the shield from the top plate 116 of the processing chamber.
  • Compressed o-ring seals (not shown) are used to provide a vacuum seal.
  • a switch 132 selectively couples the shield to the ground potential provided by the top plate 116 .
  • induction coil 124 inductively and capacitively couples power into the plasma generation chamber 114 .
  • the inductive coupling tends to accelerate charged particles circumferentially in a plane substantially parallel to the semiconductor wafer.
  • the capacitive coupling modulates the plasma and drives charged particles perpendicularly toward the semiconductor wafer.
  • the plasma produces neutral dissociated species which diffuse over the semiconductor wafer surface.
  • the shield When the shield is grounded, it substantially reduces capacitive coupling between the coil and the plasma. While capacitive coupling is reduced, there is still some capacitive coupling through slots 134 formed in the shield. The reduction in capacitive coupling, in turn, reduces the modulation of the plasma potential and the bombardment of the semiconductor wafer by charged particles. Neutral activated species continue to be produced and flow over the wafer surface.
  • the number and size of the slots formed in the shield may be varied to change the level of capacitive coupling.
  • the Faraday shield 128 forms slots which are narrow, about 1 cm wide, along the length of the shield both above and below the coil. However, the slots are much wider in the region adjacent to the turns of the coil. In this region, the width of the slots is typically in the range of from about 2 centimeters to as wide as about 90% of the distance between the slots from center to center, or any range subsumed therein.
  • the region of the shield forming the wider slots is generally aligned transverse to the turns of the helical coil, extending from about 0.5 centimeter to several centimeters below the turns of the coil to about 0.5 centimeter to several centimeters above the turns of the coil.
  • the diameter of the Faraday Shield is about 200 mm with slots about 80 mm in distance from one another from center to center.
  • the width of the slots in the region of the shield adjacent to the turns of the coil is about 6 cm to 6.5 cm.
  • the purpose of widening the slots in the region near the induction coil is to permit a desired level of capacitive coupling of the coil to the plasma even when the shield is grounded, thereby enhancing the energy transfer to electrons in this region and increasing the rates of ionization and production of excited species in the plasma chamber near the coil.
  • This also serves to drive some RF current through the plasma (on the order of Amperes of current at 13.56 MHz) and modulate the plasma potential to some degree (some tens of Volts at 13.56 MHz).
  • the modulation of the plasma potential is not sufficient to cause the plasma to diffuse out of the plasma generation chamber and into the process chamber as long as the Faraday Shield is grounded and able to serve as an RF anode to receive RF currents driven into the plasma by capacitive coupling from the induction coil.
  • the Faraday shield is poorly coupled to ground and thereby floats electrically (e.g., with switch 132 open), however, the RF currents coming from the coil into the plasma by capacitive coupling cannot easily return to ground through the shield and must flow elsewhere to grounded surfaces.
  • Such surfaces include support 104 and the walls of the processing chamber.
  • the plasma expands sufficiently to extend out of the plasma chamber and cover the region above the wafer.
  • a relatively narrow (order of magnitude 5 mm) dark space sheath is formed between the plasma and the wafer. Ions from the plasma accelerate across the sheath and bombard the wafer.
  • Switch 132 is used to selectively couple the Faraday shield 128 to the ground potential provided by top plate 116 .
  • switch 132 When switch 132 is open, the potential of the shield tends to float and substantial capacitive coupling from the induction coil penetrates the shield. Therefore, switch 132 is typically open when higher levels of ion bombardment are desired for etching wafer 102 .
  • switch 132 When switch 132 is closed, the shield is grounded which substantially reduces capacitive coupling from the induction coil to the plasma. Therefore, switch 132 is typically closed when neutral species are used with lower levels of bombardment to process sensitive areas of the wafer surface.
  • switch 132 is a vacuum switch relay to ground which allows the shield to be quickly and easily switched between grounded and ungrounded states.
  • FIG. 2 illustrates a sample circuit which may be used to provide switches 110 and 132 in alternate embodiments of the present invention.
  • Switch 110 may be formed by providing a circuit with a variable impedance between the support 104 and a ground potential. The switch is open when the circuit is tuned to provide a high impedance of the support to ground at the frequency of excitation.
  • the variable impedance may be provided by a series LC circuit, as shown in FIG. 2, inserted between the support and a ground potential.
  • the capacitance C is provided by a variable capacitor to allow the impedance of the circuit to be varied.
  • the capacitance C is selected taking into account stray capacitance, C stray , between the aluminum block and the other elements of the plasma reactor chamber.
  • variable capacitor When a high impedance is desired, the variable capacitor is tuned so the circuit provides an effective inductance in parallel resonance with the stray capacitance, C stray , at the frequency of excitation. When a low impedance is desired, the variable capacitor is tuned to be in series resonance with inductance L at the frequency of excitation.
  • inductance L For RF power of between about 500 to 1,500 Watts at 13.56 MHz, values for inductance L may range from about 0.1 to 2.0 microhenry and the value for capacitance C may be adjustable up to about 50 to 1,000 picofarads.
  • Switch 132 may be formed by providing a similar series LC circuit with a variable impedance between the shield 128 and ground.
  • the capacitor is variable, and the capacitance is selected taking into account stray capacitance, C stray , between the shield and other elements of the reactor.
  • a high or low impedance may be provided by tuning the circuit to parallel resonance with C stray for high impedance and to series resonance for low impedance.
  • the chamber is at a pressure of about 3-10 Torr. Any processed wafer remaining in the chamber from previous processing is removed and a new wafer is placed on support 104 .
  • a robot and load lock mechanism (not shown) such as that provided by the AspenTM system available from Mattson Technology, Inc. are used to load and unload the semiconductor wafers.
  • the chamber is evacuated to the desired process pressure and process gases are flowed through inlet 122 into plasma generation chamber 114 .
  • the wafer is allowed to heat up to the desired processing temperature and gas flows are stabilized during an initial period of from several to about 10 seconds.
  • the gas combinations employed for photoresist removal include: Oxygen, Carbon Tetrafluoride (or other fluorocarbon or partially fluorinated hydrocarbon) and Hydrogen gas (which may be provided in a dilute mixture in an inert gas such as Nitrogen or Argon) or Hydrogen containing gases such as C 4 H 10 or CH 3 OH or H 2 O.
  • the relative flows of the different gases range from hundreds of SCCM (standard cubic centimeters per minute) to ten thousand SCCM for Oxygen; from five SCCM to one thousand SCCM for fluorocarbon; and from ten SCCM to five thousand SCCM of Hydrogen diluted in inert gas.
  • the total pressure of the gas ranges from a few hundred milliTorr to as much as several Torr.
  • the initial pressure is approximately 500-700 milliTorr and the flows are: Oxygen at about 1,500 SCCM, CF 4 at about 90 SCCM, and Hydrogen 4% in Nitrogen at about 1,500 SCCM.
  • the support 104 is kept at a temperature of less than 100 degrees Celsius, with about 85 degrees Celsius being typical. Alternate process parameters are described further below and in U.S. patent application Ser. No. 08/590,228, which is incorporated herein by reference.
  • switch 132 is open and the shield is ungrounded.
  • RF power at 13.56 MHz is provided to induction coil 124 and the plasma is ignited in plasma generation chamber 114 .
  • the plasma produces charged particles and neutral species.
  • the plasma generated by the induction electric field couples capacitively to the Faraday Shield through the insulating vessel and picks up some fraction of the RF electric current which has been coupled from coil 124 to the shield. This causes the electrical potential of the plasma to be modulated at the RF frequency of the current in the coil.
  • the plasma then conducts the current which it has picked up to grounded surfaces, such as the walls of the processing chamber and support 104 which holds the semiconductor wafer.
  • the conduction of the RF current to the wafer which rests on support 104 causes current to pass also through the wafer and sets up a plasma sheath above the wafer.
  • This sheath serves to accelerate positively charged ions toward the photoresist crust on the wafer surface.
  • the bombardment by these ions is an important factor in various etching processes, because it promotes the breaking of bonds for materials to be etched on the wafer surface.
  • the system is operated in this high energy mode for between about 1 to 5 minutes as necessary to etch away the hard photoresist crust, with 3 to 3 1 ⁇ 2 minutes being typical.
  • Empirical data for a given process may be used to determine the time necessary for sufficiently etching the crust.
  • an optical end point detection method may be used.
  • the photon emissions from the surface of the wafer change as the crust is etched away. Therefore an optical sensor, such as an optical pyrometer, may be used to determine 10 how much of the crust has been removed.
  • the photoresist continues to be etched in the high energy mode for a period of about 30 seconds. This overetching ensures that all of the crust has been removed and also begins removing the soft underlying resist.
  • the high energy mode may be stopped earlier to ensure that the photoresist is not prematurely etched away on some parts of the wafer leaving the bare wafer exposed to high energy ion bombardment.
  • the shield switch 132 is closed which causes the shield to be grounded. This in turn removes the RF current from the shield, and prevents this current from conducting into the plasma. The lack of RF current conducting through the plasma causes the plasma to retract from the processing chamber back into the plasma generation chamber. This substantially reduces the conduction of current to the wafer and hence the sheath which accelerates the ions toward the surface of the wafer. Therefore, the energy of ions bombarding the wafer is significantly reduced and the system operates in a low energy mode.
  • switch 110 may be opened to further reduce current flow to the wafer.
  • the process gases may be changed slightly to reduce aggressive fluorine containing compounds and increase neutral oxygen species.
  • the pressure may be increased to approximately 1 to 1.1 Torr which reduces ion density and the flows may be modified to about: Oxygen at about 3,000 SCCM, CF 4 at about 60 SCCM, and Hydrogen 4% in Nitrogen at about 1,500 SCCM.
  • the system may be operated in the low energy mode until all of the soft underlying resist is removed.
  • an overetch may be performed to ensure that all of the photoresist is removed. Even though the surface of the wafer is exposed during overetch, the potential for damage is reduced due to the low level of ion bombardment. In a typical process, the soft photoresist is removed in about a minute and about 30 seconds of overetch is performed.
  • the RF power is turned off and the process gases are turned off. Nitrogen gas is flowed to purge the chamber and the pressure is raised to about 3-10 Torr. The processed wafer may then be removed and a new wafer may be placed in the chamber.
  • FIGS. 3A and 3B illustrate process steps and parameters used for low temperature removal of photoresist after high-dose ion implant (hereinafter “HDIS process”). These processes are adapted to allow fast removal of photoresist with minimum oxide loss and without causing popping on the wafer. These goals are achieved by running at low temperature (lower than the baking temperature of about 160° C.) with different chemistries than typical conventional systems and by using variable mode plasma-enhanced processing.
  • HDIS process process steps and parameters used for low temperature removal of photoresist after high-dose ion implant
  • FIG. 3A illustrates an HDIS process which provides a relatively fast process, but may result in some oxide loss.
  • a wafer with photoresist hardened by high-dose ion implant is placed in the processing chamber.
  • the wafer also includes thin oxide layers which are not intended to be etched away by the process.
  • Step 1 of the process has a short duration of only about 5 seconds and is used to stabilize conditions in the processing chamber.
  • the pressure of the processing chamber is about 8 Torr. Gases are flowed at the following rates: oxygen (O 2 ) at about 5,000 SCCM, forming gas of 4% hydrogen (H 2 ) in Argon (Ar) at about 1,400 SCCM and CF 4 at about 90 SCCM.
  • the temperature of support 104 is maintained at about 85 degrees Celsius throughout the process.
  • the shield is ungrounded and switch 132 is open. RF power is not applied during this step.
  • step 2 the pressure is reduced to about 1.1 Torr and gases are flowed at the following rates: oxygen (O 2 ) at about 1,500 SCCM, forming gas of 4% hydrogen (H 2 ) in Argon (Ar) at about 1,400 SCCM and CF 4 at about 90 SCCM.
  • the shield remains ungrounded
  • RF power is applied to induction coil 124 at a frequency of 13.56 MHz and a power level of about 800 Watts.
  • an energetic plasma is ignited and the hardened photoresist crust is etched by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface.
  • Step 2 has an overall duration of about 85 seconds.
  • step 3 the pressure is reduced to about 0.6 Torr and gases are flowed at the following rates: oxygen (O 2 ) at about 1,500 SCCM, forming gas of 4% hydrogen (H 2 ) in Argon (Ar) at about 1,400 SCCM and CF 4 at about 90 SCCM.
  • Switch 132 is closed and the shield is grounded.
  • RF power is increased to a power level of about 1,100 Watts.
  • the plasma retracts into the plasma generation chamber, which reduces energetic ion bombardment even though pressure is reduced and power is increased.
  • the reduced pressure and increased power cause the plasma to produce abundant dissociated neutral species which diffuse over the wafer surface, while the shield reduces capacitive coupling and ion bombardment.
  • Step 3 has an overall duration of about 75 seconds.
  • step 4 the RF power is turned off and pressure is raised to about 8 Torr.
  • Oxygen is (O 2 ) is flowed at about 5,000 SCCM.
  • the other gases are turned off.
  • Step 4 has a duration of about 5 seconds, after which the processed wafer is removed.
  • the overall process has a duration of about 170 seconds. This results in a throughput of about 15 wafers per hour in a single wafer reactor and about 35 wafers per hour in a dual wafer reactor.
  • FIG. 3B illustrates an HDIS process which is slightly slower than the process described above, but results in almost no oxide loss.
  • a wafer with photoresist hardened by high-dose ion implant is placed in the processing chamber.
  • the wafer also includes thin oxide layers which are not intended to be etched away by the process.
  • Step 1 of the process has a short duration of only about 5 seconds and is used to stabilize conditions in the processing chamber. Initially, the pressure of the processing chamber is about 8 Torr. Gases are flowed at the following rates: oxygen (O 2 ) at about 2,300 SCCM, forming gas of 4% hydrogen (H 2 ) in Nitrogen (N 2 ) at about 600 SCCM and CF 4 at about 90 SCCM.
  • the temperature of support 104 is maintained at about 85 degrees Celsius throughout the process.
  • the shield is ungrounded and switch 132 is open. RF power is not applied during this step.
  • step 2 the pressure is reduced to about 1.1 Torr and gases are flowed at the following rates: oxygen (O 2 ) at about 2,300 SCCM, forming gas of 4% hydrogen (H 2 ) in Nitrogen (N 2 ) at about 600 SCCM and CF 4 at about 90 SCCM.
  • the shield remains ungrounded.
  • RF power is applied to induction coil 124 at a frequency of 13.56 MHz and a power level of about 1,000 Watts.
  • an energetic plasma is ignited and the hardened photoresist crust is etched by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface.
  • Step 2 has an overall duration of about 115 seconds.
  • step 3 the pressure is reduced to about 0.6 Torr and gases are flowed at the following rates: oxygen (O 2 ) at about 2,300 SCCM, forming gas of 4% hydrogen (II 2 ) in Nitrogen (N 2 ) at about 600 SCCM and CF 4 at about 90 SCCM.
  • Switch 132 is closed and the shield is grounded.
  • RF power is increased to a power level of about 1,200 Watts.
  • the plasma retracts into the plasma generation chamber, which reduces energetic ion bombardment even though pressure is reduced and power is increased.
  • the reduced pressure and increased power cause the plasma to produce abundant dissociated neutral species which diff-use over the wafer surface, while the shield reduces capacitive coupling and ion bombardment.
  • Step 3 has an overall duration of about 75 seconds.
  • step 4 the RF power is turned off and pressure is raised to about 8 Torr.
  • Oxygen (O 2 ) is flowed at about 5,000 SCCM.
  • the other gases are turned off.
  • Step 4 has a duration of about 5 seconds, after which the processed wafer is removed.
  • the overall process has a duration of about 200 seconds. This results in a throughput of about 12 wafers per hour in a single wafer reactor and about 30 wafers per hour in a dual wafer reactor.
  • FIG. 4 illustrates process steps and parameters used for post metal etch polymer removal.
  • This process is adapted for removing sidewall polymer that remains after metal etch and dry strip of photoresist.
  • Metal etch processes are anisotropic due to the generation of sidewall material (referred to as polymer).
  • This material is composed of Carbon, Chlorine, Aluminum, and may also contain Boron oxides and chlorides from the BC 13 etch gas additive.
  • Typical integrated ash processes are developed with the goal of eliminating corrosion of the aluminum lines due to the presence of chlorine in the polymer. These processes have good corrosion resistance yet poor polymer removal.
  • the process described below removes the polymer and eliminates the need for organic solvents or acidic treatments which are commonly used for the same purpose. By going to an all-dry process with only a de-ionized water rinse, significant cost savings can be realized.
  • Step 1 a wafer is placed in the processing chamber.
  • Step 1 of the process has a short duration of only about 6 seconds and is used to stabilize conditions in the processing chamber.
  • the pressure of the processing chamber is about 1.1 Torr. Gases are flowed at the following rates: forming gas of 4% hydrogen (H 2 ) in Nitrogen (N 2 ) at about 500 SCCM and CF 4 at about 300 SCCM. It should be noted that oxygen gas is not flowed to the chamber during step 1 .
  • TiN or Ti barrier and ARC layers are susceptible to attack in the presence of fluorine and oxygen, if exposure applies in the first step.
  • the temperature of support 104 is maintained at about 75 degrees Celsius throughout the process.
  • the etch induced polymer material apparently oxidizes at higher temperatures (e.g., above 100° C.), rendering the polymer more difficult to remove.
  • the shield is ungrounded and switch 132 is open. After a delay of about 4 seconds RF power is applied at a frequency of 13.56 MHz and a power level of about 850 Watts. During this step, an energetic plasma is ignited and established. The plasma extends into the processing chamber and forms a sheath at the wafer surface.
  • step 2 the pressure is increased to about 2.5 Torr and gases are flowed at the following rates: forming gas of 4% hydrogen (H 2 ) in Nitrogen (N 2 ) at about 1,900 SCCM and CF 4 at about 300 SCCM. The shield remains ungrounded. RF power is lowered to about 650 Watts. During this step, polymer is etched by ion bombardment. Step 2 has an overall duration of about 20 seconds.
  • step 3 the pressure is reduced to about 0.6 Torr and gases are flowed at the following rates: oxygen (O 2 ) at about 3,000 SCCM, and CF 4 at about 150 SCCM.
  • Switch 132 is closed and the shield is grounded.
  • RF power is increased to a power level of about 1,150 Watts.
  • the plasma retracts into the plasma generation chamber, which reduces energetic ion bombardment even though pressure is reduced and power is increased.
  • the reduced pressure and increased power cause the plasma to produce abundant dissociated neutral species which diffuse over the wafer surface for bulk resist strip, while the shield reduces capacitive coupling and ion bombardment.
  • Step 3 has an overall duration of about 46 seconds.
  • step 4 the pressure is raised to about 2.5 Torr and gases are flowed at the following rates: forming gas of 4% hydrogen (H 2 ) in nitrogen (N 2 ) at about 1,900 SCCM and CF 4 at about 300 SCCM.
  • the shield is ungrounded.
  • RF power is decreased to a power level of about 650 Watts.
  • residue is removed by ion bombardment.
  • the plasma extends into the processing chamber and forms a sheath at the wafer surface.
  • Step 4 has an overall duration of 30 seconds.
  • step 5 pressure is decreased to about 1 .1 Torr.
  • Oxygen is (O 2 ) is flowed at about 3,500 SCCM. The other gases are turned off and the shield is ungrounded.
  • Step 5 has a duration of about 5 seconds, after which the processed wafer is removed. The overall process has a duration of about 107 seconds. This results in a throughput of about 25 wafers per hour in a single wafer reactor and about 50 wafers per hour in a dual wafer reactor.
  • FIG. 5 illustrates process steps and parameters used for via veil removal.
  • This process is adapted for removing tough via veils that are generated from oxide etch processes.
  • the purpose of the process is to open a conductive pathway to the Aluminum underlayer.
  • This etch process is designed to remove only the oxide material under the opened mask layer.
  • polymerizing process chemistries are used in conjunction with sufficient ion bombardment to passivate the etched sidewall.
  • Once this oxide layer is opened and cleaned, subsequent steps deposit metal contacts which allow vertical integration of devices. In this way lateral space is conserved, allowing for more densely-packed transistor layers and metal interconnect layers.
  • the process described below removes both the bulk photoresist masking layer and the via sidewall polymer material without the use of solvents or aggressive acidic solutions. This provides significant cost savings.
  • the process described below is carried out at relatively low temperatures of from about 25 to 75 degrees Celsius.
  • TiN or Ti ARC layers are susceptible to attack at higher temperatures of 250° C., but not in the 25 to 75° C. temperature range used in the current process. SOG layer attack is also seen at higher temperatures, resulting in profile distortion of the via.
  • the etch induced polymer material oxidizes at higher temperatures rendering the polymer more difficult to remove. If the polymer film contains aluminum due to exposure of aluminum layers during the etch process, it can be easily oxidized to Al 2 O 3 rendering the film even more difficult to remove.
  • the process described below is carried out at low temperatures and is capable of yielding clean vias with only a de-ionized water rinse.
  • Step 1 a wafer is placed in the processing chamber.
  • Step I of the process has a short duration of only about 5 seconds and is used to stabilize conditions in the processing chamber. Initially, the pressure of the processing chamber is about 8 Torr. Gases are flowed at the following rates: Oxygen (O 2 ) at about 5,000 SCCM.
  • the temperature of support 104 is maintained at about 25 to 70 degrees Celsius throughout the process with 25 degrees Celsius being typical.
  • the shield is ungrounded and switch 132 is open. RF power is not applied during this step.
  • step 2 the pressure is maintained at about 0.7 Torr and gases are flowed at the following rates: oxygen (O 2 ) at between 1,000 to 4,000 SCCM with 3,000 SCCM being typical, fluorine containing gases (CF 4 or NF 3 ) from 1% to 3%, with 30 SCCM of NF 3 being typical.
  • the shield remains ungrounded.
  • RF power is applied to induction coil 124 at a frequency of 13.56 MHz and a power level of between 700 to 1,000 Watts with 800 Watts being typical.
  • polymer is etched by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface.
  • Step 2 has a duration of about 75 seconds.
  • step 3 the RF power is turned off and pressure is raised to 8 Torr, Oxygen (O 2 ) is flowed at 5,000 SCCM. The other gas is turned off.
  • Step 3 has a duration of about 5 seconds after which the processed wafer is removed.
  • the overall process has a duration of about 90 seconds. This results in a throughout of about 60 wafers per hour in a single wafer reactor and about 100 wafers per hour in a dual wafer reactor.
  • a reactor with an energetic plasma such as a capacitive diode reactor or an unshielded or partially shielded inductively coupled reactor, could be used to remove hardened layers of material.
  • a reactor with a lower energy plasma isolated from the semiconductor wafer surface such as a shielded inductively coupled reactor with a charged particle filter (see U.S. patent application Ser. No. 08/340,696), could be used to remove sensitive layers.
  • the wafer support in the second chamber could be hotter than in the first chamber, because problems with photoresist popping are reduced after the crust is removed (see U.S. patent application Ser. No. 08/590,228).
  • a shield may be moved radially away from the reactor chamber to increase the size of the slots and decrease the level of shielding.
  • the shield may be raised or lowered to remove all or part of the shielding.
  • the width of the slots in the shield may also be increased or decreased by rotating an inner shield to overlap a portion of the slots.
  • a sliding door or other mechanism may also be used.
  • An RF bias may also be selectively applied to the wafer support at varying power levels and frequencies to vary capacitive coupling and the plasma sheath above the wafer surface.
  • the shield may be selectively coupled to an RF bias to induce capacitive coupling.
  • FIGS. 6A and 6B illustrate an alternate embodiment with a movable inductor for varying capacitive coupling.
  • FIG. 6A shows a reactor 600 with a plasma generation chamber 610 having a nonconductive wall 608 .
  • a wafer 604 is placed on a support 606 for processing.
  • Gas is provided through inlet 612 .
  • RF power is applied to inductor 602 to couple power into the chamber both inductively and capacitively.
  • FIG. 6B shows an alternate configuration of reactor 600 for a processing mode with reduced capacitive coupling.
  • Inductor 602 is raised above chamber 610 which reduces capacitive coupling.
  • Inductive fields extending radially below inductor 602 sustain the plasma in chamber 610 .
  • the power applied to inductor 602 may be increased to sustain the plasma. Nevertheless, capacitive coupling is reduced thereby providing an alternate mode of processing.
  • aspects of the present invention may also be used for other plasma-enhanced processes such as low temperature de-scum and post passivation-etch photoresist stripping, although the process gases, pressures, power and temperatures may differ.
  • pulsed power may be applied to the induction coil and/or wafer support. See U.S. patent application Ser. No. 08/727,209 entitled “Apparatus and Method for Pulsed Plasma Processing of a Semiconductor Substrate” filed Oct. 8, 1996, assigned to the assignee of the present application and incorporated herein by reference in its entirety.

Abstract

Variable mode plasma system and method for processing a semiconductor wafer. The modulation of the plasma potential relative to the semiconductor wafer is varied for different process steps. A capacitive shield may be selectively grounded to vary the level of capacitive coupling and modulation of the plasma. Process pressures, gases and power level may also be modified for different process steps. Plasma properties may easily be tailored to specific layers and materials being processed on the surface of the wafer. Variable mode processes may be adapted for (i) removal of photoresist after high-dose ion implant, (ii) post metal etch polymer removal, (iii) via clean, and (iv) other plasma enhanced processes.

Description

    BACKGROUND
  • 1. Reference to Related Applications The present application claims priority from provisional application No. 60/067,919 filed Nov. 17, 1997. Provisional application No. 60/067,919 is hereby incorporated herein by reference in its entirety. The present application also hereby incorporates by [0001] 5 reference in its entirety U.S. patent application entitled “Downstream Surface Cleaning Process” by Craig Ranft, Wolfgang Helle, Robert Guerra and Brady F. Cole, being filed concurrently herewith on Nov. 16, 1998.
  • 2. Field of the Invention [0002]
  • The field of the present invention relates in general to semiconductor processing. More particularly, the field of the invention relates to systems and methods for variable mode plasma enhanced processing of semiconductor wafers. [0003]
  • 3. Background [0004]
  • During computer chip manufacturing, various materials are deposited onto a silicon wafer to convert the silicon wafer into a functional integrated circuit device. For instance, a bare silicon wafer may be masked with materials such as silica (silicon oxide or oxide), silicon nitride, and photoresist to protect areas on the wafer during different process steps. Subsequent to various processing steps, materials need to be removed from the surface of the wafer. Aggressive plasma enhanced processing may be desired to remove material quickly and completely, but may expose the wafer to damage. [0005]
  • While such difficulties may be encountered in a variety of processes, the removal of photoresist after high-dose ion implant is illustrative. Photoresist is exposed to a number of process steps that change the nature and physical qualities of the photoresist during the time that it is present on a wafer. A simplified discussion of how a semiconductor gate oxide device is formed illustrates how photoresist is used and how its characteristics are changed during use. [0006]
  • To form a semiconductor gate oxide device, a thick layer of oxide is usually grown on the surface of the silicon wafer. Photoresist is spun onto the oxide layer and patterned using ultraviolet light and a patterning mask, and the photoresist is subsequently developed to provide protected oxide areas and unprotected oxide areas. In a commercial process, the photoresist is developed rapidly, which usually traps some of the solvent in which the photoresist was suspended below the cured surface. [0007]
  • After developing the patterned photoresist, oxide is removed from the unprotected areas using reactive-ion etching, for example. Once the desired oxide pattern is established, metal species such as ions, free radicals, other energetic species, or other metal atoms are implanted into silicon underlying the patterned oxide to form the gate in the semiconductor device. This process is often referred to as high-dose ion implant. Metal species are driven through the oxide and into the silicon to a desired concentration and depth using a selected dose of metal species and high energy, and these species are also unavoidably driven into the photoresist during this process. It has been theorized that these species modify the photoresist by providing sufficient energy to drive hydrogen out of the photoresist and form double- and triple-bonded carbon atoms in the surface layer of the photoresist, creating a hardened crust and making the photoresist difficult to remove. [0008]
  • To complete the semiconductor gate oxide device, the contacts of the device are metalized and the photoresist is removed from the wafer. It is highly desirable to remove the photoresist with high selectivity and minimal disturbance to the Si, SiO[0009] 2, Si3N4, metal, and other structural and/or masking materials present on the wafer so that device performance and reliability are ensured and so that further processing of the wafer remains uncomplicated by the resist strip. However, photoresist usually becomes very difficult to remove as a result of the numerous processing steps to which it is exposed. A number of methods have been developed in an attempt to remove this hardened and changed photoresist.
  • One method of removing photoresist (stripping) is a wet-chemical method as exemplified by Japanese patent application JP 55064233. In this method, a wafer having a photoresist layer is washed with a chlorinated aliphatic hydrocarbon and lower alkanol. The wafer must be washed and dried after stripping the photoresist with the chlorinated hydrocarbon and alcohol mixture, which increases the number of steps required to process wafers and consequently increases the time required to process wafers. [0010]
  • Another method of stripping photoresist from a wafer is a dry method that utilizes the reactive species created in a dry plasma to react with photoresist and strip it from the surface of the wafer. In a commonly-used commercial process, photoresist is removed in two steps. First, a plasma of oxygen and forming gas (a nonexplosive mixture of nitrogen and hydrogen gases) is created, and the plasma products are passed over the photoresist layer on the wafer at a temperature of approximately 150° C. for approximately 5-20 minutes to remove the layer of crust from the surface. This step usually produces only partial removal of the crust. After this first step, a plasma formed from oxygen or a mixture of oxygen and nitrogen is passed over the wafer for 1-2 minutes and at a temperature of approximately 250° C. to remove the remaining photoresist. [0011]
  • Conventional plasma systems designed to minimize damage to the wafer rely primarily on oxygen atoms and other disassociated neutral species to remove photoresist. Typically such systems are designed so that the charged, energetic species produced by the plasma tend to recombine prior to contact with the wafer or are isolated from the wafer in order to minimize potential damage to the wafer surface. The wafer is especially sensitive to damage from charged, energetic species during the final phase of photoresist removal when the areas of the wafer previously covered by the photoresist are exposed. While reducing exposure to charged, energetic species reduces the potential for damage to the wafer, it also makes it difficult to remove the hardened crust of the resist formed from high-dose ion implant. [0012]
  • What is needed is a system and method for varying the properties of a plasma for variable mode processing of a semiconductor wafer. Preferably, such a system and method would allow more aggressive plasma properties to be used for selected processing steps, such as removal of hardened photoresist crust, and less aggressive plasma properties to be used for more sensitive steps. Preferably, the plasma properties may be modified using a simple switch without interrupting processing. [0013]
  • SUMMARY OF THE INVENTION
  • Aspects of the present invention provide a system and method for selectively varying plasma properties for processing of a semiconductor wafer. In an exemplary embodiment, the modulation of the plasma potential relative to a semiconductor wafer may be varied for different process steps. In the exemplary embodiment, a capacitive shield may be selectively grounded to vary the level of capacitive coupling and modulation of the plasma. In addition, the process pressure, gases, and power level may be modified to modify the plasma properties for different process steps. It is an advantage of these and other aspects of the present invention that plasma properties may be substantially modified without interrupting processing. The plasma properties may be tailored to the specific layers and materials being processed on the surface of the semiconductor wafer throughout the processing cycle. [0014]
  • Another aspect of the present invention provides an inductively coupled plasma reactor with variable capacitive shielding to control the properties of the plasma. In one embodiment, a split or slotted capacitive shield (also referred to as a split Faraday shield) is provided between the induction coil and reactor chamber. When the shield is ungrounded relative to the induction coil (i.e., floating), a high energy plasma is formed and energetic charged species are driven toward the surface of the semiconductor wafer. This mode of operation may be used to rapidly remove layers from the surface of a semiconductor wafer. In particular, hardened layers, such as a photoresist crust, may be removed. [0015]
  • Grounding the shield reduces the capacitive coupling between the coil and the plasma. Without capacitive coupling driving the charged species toward the wafer surface, the plasma retracts and the density of the energetic, charged species is reduced. Nevertheless, abundant disassociated neutral species are produced in the plasma which diffuse over the wafer surface. This mode of operation may be used to remove layers of material from sensitive areas of the wafer. In particular, softer underlying layers of photoresist may be removed without damaging the semiconductor device. [0016]
  • Alternative mechanisms for varying capacitive shielding may also be used. For instance, a shield may be moved radially away from the reactor chamber to increase the size of the slots and decrease the level of shielding. In addition, the shield may be raised or lowered to remove all or part of the shielding. The width of the slots in the shield may also be increased or decreased by rotating an inner shield to overlap a portion of the slots. A sliding door or other mechanism may also be used. In addition, the inductor may remain shielded and an RF bias may be selectively applied to the wafer support to induce capacitive coupling. An RF bias may also be selectively applied to the shield to induce capacitive coupling. [0017]
  • Capacitive coupling and/or modulation of the plasma potential may also be modified in some embodiments without the use of variable capacitive shielding. For instance, a relatively high level of capacitive coupling may be provided by an inductor adjacent to a plasma generation chamber. The capacitive coupling may be reduced by raising the inductor above the chamber, so that the inductor is not aligned in a plane adjacent to the plasma. The power to the inductor may need to be increased, so inductive fields extending radially below the inductor are sufficient to sustain the plasma. Nevertheless, capacitive coupling is reduced. [0018]
  • It is an advantage of these and other aspects of the present invention that the properties of a plasma may easily be modified without interrupting processing. In particular, plasmas with different properties may be used to remove different layers on a semiconductor wafer without extinguishing the plasma or requiring two different process chambers. [0019]
  • Of course, in alternate embodiments, two different reactors with different plasma properties could be used to remove the different layers of material. A reactor with an energetic plasma, such as a capacitive diode reactor or an unshielded or partially shielded inductively coupled reactor, could be used to remove hardened layers of material. A reactor with a lower energy plasma isolated from the semiconductor wafer surface, such as a shielded inductively coupled reactor with a charged particle filter, could be used to remove more sensitive layers. [0020]
  • Aspects of the present invention also provide a system and method for rapidly removing both hard and underlying soft layers of materials from the surface of a semiconductor wafer while reducing the potential for damaging underlying areas of the semiconductor wafer. The surface of the semiconductor wafer is exposed to charged, energetic species from a plasma to remove hardened layers, such as a photoresist crust hardened from high-dose ion implant. After the hardened layers are removed, modulation of the plasma potential relative to the wafer is reduced which, in turn, reduces bombardment of the wafer by charged, energetic species. In addition, the density of charged species may be reduced. The softer underlying layer of material is removed in large part by reactions with disassociated neutral species which diffuse over the wafer rather than by high energy bombardment with charged species. [0021]
  • It is an advantage of these and other aspects of the present invention that a layer of material covered by a hardened crust may be rapidly removed from the surface of a semiconductor wafer without damaging sensitive underlying areas of the semiconductor wafer. [0022]
  • Aspects of the present invention also provide variable mode plasma-enhanced processes adapted for (i) removal of photoresist after high-dose ion implant; (ii) post metal etch polymer removal; (iii) via clean; and (iv) other plasma enhanced processes. In each case, modulation of the plasma potential, the process pressures and gases, and the power level and frequency may be selectively varied to allow efficient, high throughput processing with reduced potential for damage to the semiconductor wafer.[0023]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • These and other features and advantages of the present invention will become more apparent to those skilled in the art from the following detailed description in conjunction with the appended drawings in which: [0024]
  • FIG. 1 illustrates an inductively coupled plasma reactor according to an exemplary embodiment of the present invention; [0025]
  • FIG. 2 illustrates a circuit used to provide variable impedances in an alternate embodiment of the present invention; [0026]
  • FIGS. 3A and 3B illustrate process steps for removal of photoresist after high-dose ion implant in accordance with exemplary embodiments of the present invention; [0027]
  • FIG. 4 illustrates process steps for post metal etch polymer removal in accordance with an exemplary embodiment of the present invention; [0028]
  • FIG. 5 illustrates process steps for via clean in accordance with an exemplary embodiment of the present invention; and [0029]
  • FIGS. 6A and 6B illustrate an inductively coupled plasma reactor with a movable inductor according to an alternate embodiment of the present invention.[0030]
  • DESCRIPTION
  • Aspects of the present invention provide a system and method for variable mode plasma-enhanced processing of a semiconductor wafer. In particular, an exemplary embodiment of the present invention may be used to remove photoresist from a semiconductor wafer after high-dose ion implant, for post metal etch polymer removal, for via clean and for other plasma enhanced processes. [0031]
  • In an exemplary embodiment, a semiconductor wafer is placed in a plasma reactor for processing. In one mode, an energetic plasma is formed to produce both charged species and neutral dissociated species. Capacitive coupling is induced between the semiconductor wafer and the plasma and charged species are driven to the surface of the wafer. The bombardment by the charged species and reaction with dissociated neutral species together provide aggressive processing which may be used, for instance, to remove the hard outer crust on photoresist after high-dose ion implant. In this mode, the peak-to-peak modulation of the plasma potential may range from about 30 Volts to 100 Volts, or any range subsumed therein, and forms a sheath near the wafer surface with an average direct current potential of between about 20 Volts and 60 Volts, or any range subsumed therein. This mode of plasma processing may be provided by using an inductively coupled plasma reactor without capacitive shielding, with partial capacitive shielding, or with capacitive shielding that is ungrounded or poorly coupled to ground. In addition, the energy of bombardment by charged species may be enhanced by applying a bias to the wafer holder. [0032]
  • In another mode, the capacitive coupling between the plasma and the semiconductor wafer may be decreased to reduce bombardment by charged species and isolate the plasma from the wafer surface. In this mode, processing is carried out by dissociated neutral species and reduced bombardment by charge particles. In this mode, the peak-to-peak modulation of the plasma potential may range from about 2 Volts to 10 Volts, or any range subsumed therein, and the average direct current potential between the plasma and the wafer may range from about 10 Volts to 15 Volts, or any range subsumed therein. This mode may be provided by using an inductively coupled plasma reactor with a desired level of capacitive shielding. [0033]
  • By varying the amount of capacitive shielding and/or the effective coupling of the shield to ground, the modulation of the plasma potential relative to the wafer may be varied from a very low level of from a few volts to as high as 100 volts or more with effectively no shielding, or any range subsumed therein. [0034]
  • The foregoing techniques allow the plasma potential relative to the wafer surface to be carefully controlled and varied for different process steps. In addition, the processing pressure and gases and power level and frequency may be selectively varied along with the plasma potential to tailor the plasma properties to specific process steps without interrupting processing. [0035]
  • While the exemplary embodiment of the present invention is described below with reference to particular plasma reactor configurations and processes, it will be readily apparent that other configurations and processes may be used in conjunction with aspects of the present invention. Descriptions of additional exemplary reactor configurations and processes which may be used in conjunction with aspects of the present invention are provided in U.S. Pat. No. 5,534,231, U.S. Pat. No. 5,234,529, U.S. patent application Ser. No. 08/340,696 entitled “Inductive Plasma Reactor” filed Nov. 15, 1994 and assigned to the assignee of the present application, U.S. patent application Ser. No. 08/811,893 entitled “ICP Reactor Having a Conically-Shaped Plasma-Generating Section” filed Mar. 5, 1997 and assigned to the assignee of the present invention, and U.S. patent application Ser. No. 08/590,228 entitled “Hydrocarbon-Enhanced Dry Stripping of Photoresist” filed Nov. Jan. 23, 1996 and assigned to the assignee of the present application, each of which is incorporated herein by reference in its entirety. In particular, to enhance throughput and reduce redundancy of components in a commercial embodiment, dual wafer, dual plasma generation chamber configurations as described in U.S. patent application Ser. Nos. 08/340,696, 08/811,893 and 08/590,228 may be used. Additional processes which may be used in connection with aspects of the present invention are described in copending U.S. patent application entitled “Downstream Surface Cleaning Process” by Craig Ranft, Wolfgang Helle, Robert Guerra and Brady F. Cole, being filed concurrently herewith on Nov. 16, 1998, which is incorporated herein by reference. [0036]
  • FIG. 1 illustrates an inductively coupled [0037] plasma reactor system 100 used in the exemplary embodiment of the present invention. Referring to FIG. 1, a semiconductor wafer 102 to be processed is placed on an aluminum support 104 in processing chamber 106. Support 104 may be heated or cooled by a heating or cooling system (not shown) to heat or cool wafers for processing. Gases are exhausted from the system through exhaust outlet 112. The support 104 rests on a ceramic stand (not shown) which is slotted to allow gas to escape through outlet 112.
  • [0038] Support 104 may be selectively coupled to ground through switch 110. When the switch is closed, charged particles can be driven to ground through semiconductor wafer 102 and support 104. Thus, when support 104 is grounded, bombardment by charged particles is enhanced. Therefore, switch 110 is typically closed when higher levels of ion bombardment are being used to etch wafer 102. When switch 110 is open, the potential of the support and wafer tend to float at values near the potential of the plasma and ion bombardment is reduced. Therefore, switch 110 is typically open when neutral species and lower levels of bombardment are used to process sensitive areas of the wafer surface. In the exemplary embodiment, switch 110 is a vacuum switch relay to ground which allows the support to be quickly and easily switched between grounded and ungrounded states. In alternative embodiments, support 104 may be selectively coupled to an RF bias to accelerate ions toward the wafer for enhanced processing. See, e.g., U.S. Pat. No. 5,534,231.
  • A [0039] plasma generation chamber 114 is situated above the processing chamber 106. The top plate 116 of the processing chamber 106 provides a common ground for the components of the plasma generation chamber, and comprises a conductive material such as aluminum or the like. The walls of the plasma generation chamber are made of a nonconductive material such as quartz or alumina and have a thickness of approximately 4 to 6 mm. The generation chamber walls are fixed at their base to the top plate 116 of the processing chamber. The top lid 118 of the plasma generation chamber can be aluminum or similar conductive material or can be the same material as the generation chamber walls. An o-ring seal 120 is compressed between top lid 118 and the plasma generation chamber walls to provide a vacuum seal. A gas inlet 122 is provided through top lid 118 to provide gases into plasma generation chamber 114.
  • An inductor adjacent to the plasma generation chamber, such as [0040] induction coil 124, provides power into the plasma generation chamber. In the exemplary embodiment induction coil 124 is a helical coil of copper tubing with three turns encircling the plasma generation chamber. Other inductor configurations with a different size, number of turns or in a different shape, such as a conical or pancake shape, may also be used. Induction coil 124 is connected to a radio frequency (RF) source 126 through an impedance match network or transformer (not shown). Inductively-coupled RF power is typically supplied to the reactor at one of the Industry, Scientific, Medical (ISM) standard frequencies of 13.56, 27.12, 40.68 MHz, or other harmonics of the 13.56 MHz ISM standard frequency. Usually the power is supplied to the coils through an impedance match network or transformer at a frequency in the range from 1 to 27 MHz, although lower frequencies may be used to prevent ion drive-in into the wafer being processed. RF energy is typically applied to the induction coil at a power of between about 900 and 3,000 Watts, or any range subsumed therein.
  • A [0041] split Faraday shield 128 is provided between the induction coil 124 and the plasma generation chamber 114. The bottom of the split Faraday shield 128 sits on an insulating ring 130 which may be used to electrically isolate the shield from the top plate 116 of the processing chamber. Compressed o-ring seals (not shown) are used to provide a vacuum seal. A switch 132 selectively couples the shield to the ground potential provided by the top plate 116.
  • When the shield is ungrounded, [0042] induction coil 124 inductively and capacitively couples power into the plasma generation chamber 114. The inductive coupling tends to accelerate charged particles circumferentially in a plane substantially parallel to the semiconductor wafer. The capacitive coupling modulates the plasma and drives charged particles perpendicularly toward the semiconductor wafer. In addition, the plasma produces neutral dissociated species which diffuse over the semiconductor wafer surface.
  • When the shield is grounded, it substantially reduces capacitive coupling between the coil and the plasma. While capacitive coupling is reduced, there is still some capacitive coupling through [0043] slots 134 formed in the shield. The reduction in capacitive coupling, in turn, reduces the modulation of the plasma potential and the bombardment of the semiconductor wafer by charged particles. Neutral activated species continue to be produced and flow over the wafer surface.
  • The number and size of the slots formed in the shield may be varied to change the level of capacitive coupling. In the exemplary embodiment, the Faraday shield [0044] 128 forms slots which are narrow, about 1 cm wide, along the length of the shield both above and below the coil. However, the slots are much wider in the region adjacent to the turns of the coil. In this region, the width of the slots is typically in the range of from about 2 centimeters to as wide as about 90% of the distance between the slots from center to center, or any range subsumed therein. The region of the shield forming the wider slots is generally aligned transverse to the turns of the helical coil, extending from about 0.5 centimeter to several centimeters below the turns of the coil to about 0.5 centimeter to several centimeters above the turns of the coil. In the exemplary embodiment, for use with 200 mm Silicon wafers, the diameter of the Faraday Shield is about 200 mm with slots about 80 mm in distance from one another from center to center. In this embodiment the width of the slots in the region of the shield adjacent to the turns of the coil is about 6 cm to 6.5 cm.
  • The purpose of widening the slots in the region near the induction coil is to permit a desired level of capacitive coupling of the coil to the plasma even when the shield is grounded, thereby enhancing the energy transfer to electrons in this region and increasing the rates of ionization and production of excited species in the plasma chamber near the coil. This also serves to drive some RF current through the plasma (on the order of Amperes of current at 13.56 MHz) and modulate the plasma potential to some degree (some tens of Volts at 13.56 MHz). However, the modulation of the plasma potential is not sufficient to cause the plasma to diffuse out of the plasma generation chamber and into the process chamber as long as the Faraday Shield is grounded and able to serve as an RF anode to receive RF currents driven into the plasma by capacitive coupling from the induction coil. [0045]
  • If the Faraday shield is poorly coupled to ground and thereby floats electrically (e.g., with [0046] switch 132 open), however, the RF currents coming from the coil into the plasma by capacitive coupling cannot easily return to ground through the shield and must flow elsewhere to grounded surfaces. Such surfaces include support 104 and the walls of the processing chamber. In this case, the plasma expands sufficiently to extend out of the plasma chamber and cover the region above the wafer. A relatively narrow (order of magnitude 5 mm) dark space sheath is formed between the plasma and the wafer. Ions from the plasma accelerate across the sheath and bombard the wafer.
  • [0047] Switch 132 is used to selectively couple the Faraday shield 128 to the ground potential provided by top plate 116. When switch 132 is open, the potential of the shield tends to float and substantial capacitive coupling from the induction coil penetrates the shield. Therefore, switch 132 is typically open when higher levels of ion bombardment are desired for etching wafer 102. When switch 132 is closed, the shield is grounded which substantially reduces capacitive coupling from the induction coil to the plasma. Therefore, switch 132 is typically closed when neutral species are used with lower levels of bombardment to process sensitive areas of the wafer surface. In the exemplary embodiment, switch 132 is a vacuum switch relay to ground which allows the shield to be quickly and easily switched between grounded and ungrounded states.
  • FIG. 2 illustrates a sample circuit which may be used to provide [0048] switches 110 and 132 in alternate embodiments of the present invention. Switch 110 may be formed by providing a circuit with a variable impedance between the support 104 and a ground potential. The switch is open when the circuit is tuned to provide a high impedance of the support to ground at the frequency of excitation. The variable impedance may be provided by a series LC circuit, as shown in FIG. 2, inserted between the support and a ground potential. The capacitance C is provided by a variable capacitor to allow the impedance of the circuit to be varied. The capacitance C is selected taking into account stray capacitance, Cstray, between the aluminum block and the other elements of the plasma reactor chamber. When a high impedance is desired, the variable capacitor is tuned so the circuit provides an effective inductance in parallel resonance with the stray capacitance, Cstray, at the frequency of excitation. When a low impedance is desired, the variable capacitor is tuned to be in series resonance with inductance L at the frequency of excitation. For RF power of between about 500 to 1,500 Watts at 13.56 MHz, values for inductance L may range from about 0.1 to 2.0 microhenry and the value for capacitance C may be adjustable up to about 50 to 1,000 picofarads.
  • [0049] Switch 132 may be formed by providing a similar series LC circuit with a variable impedance between the shield 128 and ground. The capacitor is variable, and the capacitance is selected taking into account stray capacitance, Cstray, between the shield and other elements of the reactor. As described above, a high or low impedance may be provided by tuning the circuit to parallel resonance with Cstray for high impedance and to series resonance for low impedance.
  • Exemplary parameters for processing a semiconductor wafer in the reactor of FIG. 1 will now be described. Initially, the chamber is at a pressure of about 3-10 Torr. Any processed wafer remaining in the chamber from previous processing is removed and a new wafer is placed on [0050] support 104. A robot and load lock mechanism (not shown) such as that provided by the Aspen™ system available from Mattson Technology, Inc. are used to load and unload the semiconductor wafers. After the load lock door is closed, the chamber is evacuated to the desired process pressure and process gases are flowed through inlet 122 into plasma generation chamber 114. The wafer is allowed to heat up to the desired processing temperature and gas flows are stabilized during an initial period of from several to about 10 seconds.
  • Typically, the gas combinations employed for photoresist removal include: Oxygen, Carbon Tetrafluoride (or other fluorocarbon or partially fluorinated hydrocarbon) and Hydrogen gas (which may be provided in a dilute mixture in an inert gas such as Nitrogen or Argon) or Hydrogen containing gases such as C[0051] 4H10 or CH3OH or H2O. The relative flows of the different gases range from hundreds of SCCM (standard cubic centimeters per minute) to ten thousand SCCM for Oxygen; from five SCCM to one thousand SCCM for fluorocarbon; and from ten SCCM to five thousand SCCM of Hydrogen diluted in inert gas. The total pressure of the gas ranges from a few hundred milliTorr to as much as several Torr.
  • In one exemplary embodiment the initial pressure is approximately 500-700 milliTorr and the flows are: Oxygen at about 1,500 SCCM, CF[0052] 4 at about 90 SCCM, and Hydrogen 4% in Nitrogen at about 1,500 SCCM. The support 104 is kept at a temperature of less than 100 degrees Celsius, with about 85 degrees Celsius being typical. Alternate process parameters are described further below and in U.S. patent application Ser. No. 08/590,228, which is incorporated herein by reference.
  • Initially, [0053] switch 132 is open and the shield is ungrounded. After gas flows and temperatures are stabilized, RF power at 13.56 MHz is provided to induction coil 124 and the plasma is ignited in plasma generation chamber 114. The plasma produces charged particles and neutral species. The plasma generated by the induction electric field couples capacitively to the Faraday Shield through the insulating vessel and picks up some fraction of the RF electric current which has been coupled from coil 124 to the shield. This causes the electrical potential of the plasma to be modulated at the RF frequency of the current in the coil. The plasma then conducts the current which it has picked up to grounded surfaces, such as the walls of the processing chamber and support 104 which holds the semiconductor wafer. The conduction of the RF current to the wafer which rests on support 104 causes current to pass also through the wafer and sets up a plasma sheath above the wafer. This sheath serves to accelerate positively charged ions toward the photoresist crust on the wafer surface. The bombardment by these ions is an important factor in various etching processes, because it promotes the breaking of bonds for materials to be etched on the wafer surface.
  • The system is operated in this high energy mode for between about 1 to 5 minutes as necessary to etch away the hard photoresist crust, with 3 to 3 ½ minutes being typical. Empirical data for a given process may be used to determine the time necessary for sufficiently etching the crust. Alternatively an optical end point detection method may be used. The photon emissions from the surface of the wafer change as the crust is etched away. Therefore an optical sensor, such as an optical pyrometer, may be used to determine [0054] 10 how much of the crust has been removed. Typically, after the crust has been removed, the photoresist continues to be etched in the high energy mode for a period of about 30 seconds. This overetching ensures that all of the crust has been removed and also begins removing the soft underlying resist. In sensitive processes, the high energy mode may be stopped earlier to ensure that the photoresist is not prematurely etched away on some parts of the wafer leaving the bare wafer exposed to high energy ion bombardment.
  • When the ion bombardment phase of the process is concluded and remaining materials or residues are to be processed in a less aggressive manner, the [0055] shield switch 132 is closed which causes the shield to be grounded. This in turn removes the RF current from the shield, and prevents this current from conducting into the plasma. The lack of RF current conducting through the plasma causes the plasma to retract from the processing chamber back into the plasma generation chamber. This substantially reduces the conduction of current to the wafer and hence the sheath which accelerates the ions toward the surface of the wafer. Therefore, the energy of ions bombarding the wafer is significantly reduced and the system operates in a low energy mode. In addition, switch 110 may be opened to further reduce current flow to the wafer. This provides a less aggressive plasma process for removing photoresist from the wafer, because energetic ion bombardment is substantially eliminated. Reactive neutral species, on the other hand, continue to be produced and flow to the surface of the semiconductor surface. The neutral species readily react with and remove the soft photoresist without high energy ion bombardment.
  • During the low energy mode, the process gases may be changed slightly to reduce aggressive fluorine containing compounds and increase neutral oxygen species. For instance, the pressure may be increased to approximately 1 to 1.1 Torr which reduces ion density and the flows may be modified to about: Oxygen at about 3,000 SCCM, CF[0056] 4 at about 60 SCCM, and Hydrogen 4% in Nitrogen at about 1,500 SCCM.
  • The system may be operated in the low energy mode until all of the soft underlying resist is removed. In addition, an overetch may be performed to ensure that all of the photoresist is removed. Even though the surface of the wafer is exposed during overetch, the potential for damage is reduced due to the low level of ion bombardment. In a typical process, the soft photoresist is removed in about a minute and about 30 seconds of overetch is performed. [0057]
  • After the photoresist has been removed, the RF power is turned off and the process gases are turned off. Nitrogen gas is flowed to purge the chamber and the pressure is raised to about 3-10 Torr. The processed wafer may then be removed and a new wafer may be placed in the chamber. [0058]
  • Additional exemplary processes will now be described with reference to FIGS. [0059] 3-5. FIGS. 3A and 3B illustrate process steps and parameters used for low temperature removal of photoresist after high-dose ion implant (hereinafter “HDIS process”). These processes are adapted to allow fast removal of photoresist with minimum oxide loss and without causing popping on the wafer. These goals are achieved by running at low temperature (lower than the baking temperature of about 160° C.) with different chemistries than typical conventional systems and by using variable mode plasma-enhanced processing.
  • FIG. 3A illustrates an HDIS process which provides a relatively fast process, but may result in some oxide loss. During [0060] step 1, a wafer with photoresist hardened by high-dose ion implant is placed in the processing chamber. The wafer also includes thin oxide layers which are not intended to be etched away by the process. Step 1 of the process has a short duration of only about 5 seconds and is used to stabilize conditions in the processing chamber. Initially, the pressure of the processing chamber is about 8 Torr. Gases are flowed at the following rates: oxygen (O2) at about 5,000 SCCM, forming gas of 4% hydrogen (H2) in Argon (Ar) at about 1,400 SCCM and CF4 at about 90 SCCM. The temperature of support 104 is maintained at about 85 degrees Celsius throughout the process. The shield is ungrounded and switch 132 is open. RF power is not applied during this step.
  • During [0061] step 2, the pressure is reduced to about 1.1 Torr and gases are flowed at the following rates: oxygen (O2) at about 1,500 SCCM, forming gas of 4% hydrogen (H2) in Argon (Ar) at about 1,400 SCCM and CF4 at about 90 SCCM. The shield remains ungrounded After a delay of about 10 seconds after the start of step 2, RF power is applied to induction coil 124 at a frequency of 13.56 MHz and a power level of about 800 Watts. During this step, an energetic plasma is ignited and the hardened photoresist crust is etched by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface. Step 2 has an overall duration of about 85 seconds.
  • During [0062] step 3, the pressure is reduced to about 0.6 Torr and gases are flowed at the following rates: oxygen (O2) at about 1,500 SCCM, forming gas of 4% hydrogen (H2) in Argon (Ar) at about 1,400 SCCM and CF4 at about 90 SCCM. Switch 132 is closed and the shield is grounded. At the same time, RF power is increased to a power level of about 1,100 Watts. During this step, the plasma retracts into the plasma generation chamber, which reduces energetic ion bombardment even though pressure is reduced and power is increased. The reduced pressure and increased power cause the plasma to produce abundant dissociated neutral species which diffuse over the wafer surface, while the shield reduces capacitive coupling and ion bombardment. Step 3 has an overall duration of about 75 seconds.
  • During [0063] step 4, the RF power is turned off and pressure is raised to about 8 Torr. Oxygen is (O2) is flowed at about 5,000 SCCM. The other gases are turned off. Step 4 has a duration of about 5 seconds, after which the processed wafer is removed. The overall process has a duration of about 170 seconds. This results in a throughput of about 15 wafers per hour in a single wafer reactor and about 35 wafers per hour in a dual wafer reactor.
  • FIG. 3B illustrates an HDIS process which is slightly slower than the process described above, but results in almost no oxide loss. During [0064] step 1, a wafer with photoresist hardened by high-dose ion implant is placed in the processing chamber. The wafer also includes thin oxide layers which are not intended to be etched away by the process. Step 1 of the process has a short duration of only about 5 seconds and is used to stabilize conditions in the processing chamber. Initially, the pressure of the processing chamber is about 8 Torr. Gases are flowed at the following rates: oxygen (O2) at about 2,300 SCCM, forming gas of 4% hydrogen (H2) in Nitrogen (N2) at about 600 SCCM and CF4 at about 90 SCCM. The temperature of support 104 is maintained at about 85 degrees Celsius throughout the process. The shield is ungrounded and switch 132 is open. RF power is not applied during this step.
  • During [0065] step 2, the pressure is reduced to about 1.1 Torr and gases are flowed at the following rates: oxygen (O2) at about 2,300 SCCM, forming gas of 4% hydrogen (H2) in Nitrogen (N2) at about 600 SCCM and CF4 at about 90 SCCM. The shield remains ungrounded. After a delay of about 10 seconds, RF power is applied to induction coil 124 at a frequency of 13.56 MHz and a power level of about 1,000 Watts. During this step, an energetic plasma is ignited and the hardened photoresist crust is etched by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface. Step 2 has an overall duration of about 115 seconds.
  • During [0066] step 3, the pressure is reduced to about 0.6 Torr and gases are flowed at the following rates: oxygen (O2) at about 2,300 SCCM, forming gas of 4% hydrogen (II2) in Nitrogen (N2) at about 600 SCCM and CF4 at about 90 SCCM. Switch 132 is closed and the shield is grounded. At the same time, RF power is increased to a power level of about 1,200 Watts. During this step, the plasma retracts into the plasma generation chamber, which reduces energetic ion bombardment even though pressure is reduced and power is increased. The reduced pressure and increased power cause the plasma to produce abundant dissociated neutral species which diff-use over the wafer surface, while the shield reduces capacitive coupling and ion bombardment. Step 3 has an overall duration of about 75 seconds.
  • During [0067] step 4, the RF power is turned off and pressure is raised to about 8 Torr. Oxygen (O2) is flowed at about 5,000 SCCM. The other gases are turned off. Step 4 has a duration of about 5 seconds, after which the processed wafer is removed. The overall process has a duration of about 200 seconds. This results in a throughput of about 12 wafers per hour in a single wafer reactor and about 30 wafers per hour in a dual wafer reactor.
  • FIG. 4 illustrates process steps and parameters used for post metal etch polymer removal. This process is adapted for removing sidewall polymer that remains after metal etch and dry strip of photoresist. Metal etch processes are anisotropic due to the generation of sidewall material (referred to as polymer). This material is composed of Carbon, Chlorine, Aluminum, and may also contain Boron oxides and chlorides from the BC[0068] 13 etch gas additive. Typical integrated ash processes are developed with the goal of eliminating corrosion of the aluminum lines due to the presence of chlorine in the polymer. These processes have good corrosion resistance yet poor polymer removal. The process described below removes the polymer and eliminates the need for organic solvents or acidic treatments which are commonly used for the same purpose. By going to an all-dry process with only a de-ionized water rinse, significant cost savings can be realized.
  • During [0069] step 1, a wafer is placed in the processing chamber. Step 1 of the process has a short duration of only about 6 seconds and is used to stabilize conditions in the processing chamber. Initially, the pressure of the processing chamber is about 1.1 Torr. Gases are flowed at the following rates: forming gas of 4% hydrogen (H2) in Nitrogen (N2) at about 500 SCCM and CF4 at about 300 SCCM. It should be noted that oxygen gas is not flowed to the chamber during step 1. TiN or Ti barrier and ARC layers are susceptible to attack in the presence of fluorine and oxygen, if exposure applies in the first step. The temperature of support 104 is maintained at about 75 degrees Celsius throughout the process. The etch induced polymer material apparently oxidizes at higher temperatures (e.g., above 100° C.), rendering the polymer more difficult to remove. The shield is ungrounded and switch 132 is open. After a delay of about 4 seconds RF power is applied at a frequency of 13.56 MHz and a power level of about 850 Watts. During this step, an energetic plasma is ignited and established. The plasma extends into the processing chamber and forms a sheath at the wafer surface.
  • During [0070] step 2, the pressure is increased to about 2.5 Torr and gases are flowed at the following rates: forming gas of 4% hydrogen (H2) in Nitrogen (N2) at about 1,900 SCCM and CF4 at about 300 SCCM. The shield remains ungrounded. RF power is lowered to about 650 Watts. During this step, polymer is etched by ion bombardment. Step 2 has an overall duration of about 20 seconds.
  • During [0071] step 3, the pressure is reduced to about 0.6 Torr and gases are flowed at the following rates: oxygen (O2) at about 3,000 SCCM, and CF4 at about 150 SCCM. Switch 132 is closed and the shield is grounded. At the same time, RF power is increased to a power level of about 1,150 Watts. During this step, the plasma retracts into the plasma generation chamber, which reduces energetic ion bombardment even though pressure is reduced and power is increased. The reduced pressure and increased power cause the plasma to produce abundant dissociated neutral species which diffuse over the wafer surface for bulk resist strip, while the shield reduces capacitive coupling and ion bombardment. Step 3 has an overall duration of about 46 seconds.
  • During [0072] step 4, the pressure is raised to about 2.5 Torr and gases are flowed at the following rates: forming gas of 4% hydrogen (H2) in nitrogen (N2) at about 1,900 SCCM and CF4 at about 300 SCCM. The shield is ungrounded. At the same time, RF power is decreased to a power level of about 650 Watts. During this step, residue is removed by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface. Step 4 has an overall duration of 30 seconds.
  • During [0073] step 5, pressure is decreased to about 1 .1 Torr. Oxygen is (O2) is flowed at about 3,500 SCCM. The other gases are turned off and the shield is ungrounded. Step 5 has a duration of about 5 seconds, after which the processed wafer is removed. The overall process has a duration of about 107 seconds. This results in a throughput of about 25 wafers per hour in a single wafer reactor and about 50 wafers per hour in a dual wafer reactor.
  • FIG. 5 illustrates process steps and parameters used for via veil removal. This process is adapted for removing tough via veils that are generated from oxide etch processes. The purpose of the process is to open a conductive pathway to the Aluminum underlayer. This etch process is designed to remove only the oxide material under the opened mask layer. In order to provide anisotropy during the etch, polymerizing process chemistries are used in conjunction with sufficient ion bombardment to passivate the etched sidewall. Once this oxide layer is opened and cleaned, subsequent steps deposit metal contacts which allow vertical integration of devices. In this way lateral space is conserved, allowing for more densely-packed transistor layers and metal interconnect layers. Unlike typical conventional processes, the process described below removes both the bulk photoresist masking layer and the via sidewall polymer material without the use of solvents or aggressive acidic solutions. This provides significant cost savings. [0074]
  • In addition, the process described below is carried out at relatively low temperatures of from about 25 to 75 degrees Celsius. TiN or Ti ARC layers are susceptible to attack at higher temperatures of 250° C., but not in the 25 to 75° C. temperature range used in the current process. SOG layer attack is also seen at higher temperatures, resulting in profile distortion of the via. In addition, the etch induced polymer material oxidizes at higher temperatures rendering the polymer more difficult to remove. If the polymer film contains aluminum due to exposure of aluminum layers during the etch process, it can be easily oxidized to Al[0075] 2O3 rendering the film even more difficult to remove. The process described below, on the other hand, is carried out at low temperatures and is capable of yielding clean vias with only a de-ionized water rinse.
  • During [0076] step 1, a wafer is placed in the processing chamber. Step I of the process has a short duration of only about 5 seconds and is used to stabilize conditions in the processing chamber. Initially, the pressure of the processing chamber is about 8 Torr. Gases are flowed at the following rates: Oxygen (O2) at about 5,000 SCCM. The temperature of support 104 is maintained at about 25 to 70 degrees Celsius throughout the process with 25 degrees Celsius being typical. The shield is ungrounded and switch 132 is open. RF power is not applied during this step.
  • During [0077] step 2, the pressure is maintained at about 0.7 Torr and gases are flowed at the following rates: oxygen (O2) at between 1,000 to 4,000 SCCM with 3,000 SCCM being typical, fluorine containing gases (CF4 or NF3) from 1% to 3%, with 30 SCCM of NF3 being typical. The shield remains ungrounded. After a delay of about 10 seconds, RF power is applied to induction coil 124 at a frequency of 13.56 MHz and a power level of between 700 to 1,000 Watts with 800 Watts being typical. During this step, polymer is etched by ion bombardment. The plasma extends into the processing chamber and forms a sheath at the wafer surface. Step 2 has a duration of about 75 seconds.
  • During [0078] step 3, the RF power is turned off and pressure is raised to 8 Torr, Oxygen (O2) is flowed at 5,000 SCCM. The other gas is turned off. Step 3 has a duration of about 5 seconds after which the processed wafer is removed. The overall process has a duration of about 90 seconds. This results in a throughout of about 60 wafers per hour in a single wafer reactor and about 100 wafers per hour in a dual wafer reactor.
  • The above described embodiments are exemplary only. It is understood that any variety of plasma reactors and process parameters may be used in conjunction with aspects of the present invention. For instance, high and low energy modes could be provided in two separate chambers and a semiconductor wafer could be moved between the high energy chamber and the low energy chamber for different process steps. A reactor with an energetic plasma, such as a capacitive diode reactor or an unshielded or partially shielded inductively coupled reactor, could be used to remove hardened layers of material. A reactor with a lower energy plasma isolated from the semiconductor wafer surface, such as a shielded inductively coupled reactor with a charged particle filter (see U.S. patent application Ser. No. 08/340,696), could be used to remove sensitive layers. The wafer support in the second chamber could be hotter than in the first chamber, because problems with photoresist popping are reduced after the crust is removed (see U.S. patent application Ser. No. 08/590,228). [0079]
  • In addition, other mechanisms for varying capacitive shielding and plasma modulation may be used. For instance, a shield may be moved radially away from the reactor chamber to increase the size of the slots and decrease the level of shielding. In addition the shield may be raised or lowered to remove all or part of the shielding. The width of the slots in the shield may also be increased or decreased by rotating an inner shield to overlap a portion of the slots. A sliding door or other mechanism may also be used. An RF bias may also be selectively applied to the wafer support at varying power levels and frequencies to vary capacitive coupling and the plasma sheath above the wafer surface. In addition, the shield may be selectively coupled to an RF bias to induce capacitive coupling. [0080]
  • Capacitive coupling and/or modulation of the plasma potential may also be modified in some embodiments without the use of variable capacitive shielding. FIGS. 6A and 6B illustrate an alternate embodiment with a movable inductor for varying capacitive coupling. FIG. 6A shows a [0081] reactor 600 with a plasma generation chamber 610 having a nonconductive wall 608. A wafer 604 is placed on a support 606 for processing. Gas is provided through inlet 612. RF power is applied to inductor 602 to couple power into the chamber both inductively and capacitively.
  • FIG. 6B shows an alternate configuration of [0082] reactor 600 for a processing mode with reduced capacitive coupling. Inductor 602 is raised above chamber 610 which reduces capacitive coupling. Inductive fields extending radially below inductor 602 sustain the plasma in chamber 610. The power applied to inductor 602 may be increased to sustain the plasma. Nevertheless, capacitive coupling is reduced thereby providing an alternate mode of processing.
  • Aspects of the present invention may also be used for other plasma-enhanced processes such as low temperature de-scum and post passivation-etch photoresist stripping, although the process gases, pressures, power and temperatures may differ. For instance, for certain processes, pulsed power may be applied to the induction coil and/or wafer support. See U.S. patent application Ser. No. 08/727,209 entitled “Apparatus and Method for Pulsed Plasma Processing of a Semiconductor Substrate” filed Oct. 8, 1996, assigned to the assignee of the present application and incorporated herein by reference in its entirety. [0083]
  • While this invention has been described and illustrated with reference to particular embodiments, it will be readily apparent to those skilled in the art that the scope of the present invention is not limited to the disclosed embodiments but, on the contrary, is intended to cover numerous other modifications and equivalent arrangements which are included within the spirit and scope of the following claims. [0084]

Claims (21)

We claim:
1. A reactor system for assisting the removal of residue from a wafer, the reactor system comprising:
a reactor chamber within which a plasma is generated to produce plasma products for assisting the removal of residue from the wafer wherein the plasma products include charged particles and neutral species;
a gas inlet through which gas is provided to the reactor chamber;
means for generating the plasma, the means for generating the plasma being adjacent to the plasma;
a support for the wafer positioned inside the chamber such that the wafer on the support is exposed to at least one plasma product during processing wherein a soluble compound is formed on the wafer from the chemical interaction of the plasma with the residue on the wafer.
2. The system of claim 1, wherein the means for generating the plasma includes a microwave power source.
3. The system of claim 1, wherein the residue includes aluminum and wherein the soluble compound formed on the wafer includes aluminum.
4. The system of claim 1, comprising means for controlling the plasma potential relative to the support such that the wafer is processed in at least two modes, a first mode and a second mode.
5. The system of claim 4, wherein the gas includes no more than 2% oxygen.
6. The system of claim 4, wherein the plasma potential relative to the support in the first mode induces bombardment of the wafer by charged particles from the plasma at a desired level for processing during the first mode;
wherein the plasma potential relative to the support in the second mode is controlled to substantially reduce bombardment of the wafer by charged particles during the second mode; and
wherein the wafer is exposed to neutral species from the plasma at a desired level for processing during the second mode.
7. A plasma reactor for processing a semiconductor wafer comprising:
a reactor chamber within which a plasma is generated to produce plasma products for processing the semiconductor wafer wherein the plasma products include charged particles and neutral species;
a gas inlet through which gas is provided to the reactor chamber;
an electrode adjacent to the plasma;
a power source operatively coupled to the electrode to provide power to the plasma;
a support for the semiconductor wafer positioned such that the wafer is exposed to at least one plasma product during processing;
means for controlling the plasma potential relative to the support such that the semiconductor wafer is processed in at least two modes, a first mode and a second mode;
wherein the plasma potential relative to the support in the first mode induces bombardment of the semiconductor wafer by charged particles from the plasma at a desired level for processing during the first mode;
wherein the plasma potential relative to the support in the second mode is controlled to substantially reduce bombardment of the semiconductor wafer by charged particles during the second mode; and
wherein the semiconductor wafer is exposed to neutral species from the plasma at a desired level for processing during the second mode.
8. The reactor of claim 7, wherein the gas includes a hydrogen containing gas, an oxygen containing gas, and a halogen containing gas.
9. The reactor of claim 8, wherein the halogen containing gas includes fluorine.
10. The reactor of claim 8, wherein the hydrogen containing gas includes a mixture of molecular nitrogen with molecular hydrogen containing about 4% molecular hydrogen.
11. The reactor of claim 8, wherein the gas is provided to the reactor chamber at a flow rate of 100 SCCM to 10,000 SCCM for the oxygen containing gas, 5 SCCM to 1,000 SCCM for the halogen containing gas, and 10 SCCM to 5,000 SCCM of the hydrogen containing gas.
12. The reactor of claim 8, wherein the means for controlling the plasma potential includes a slotted conducting structure surrounding the plasma.
13. The reactor of claim 12, wherein the slotted conducting structure is electrically coupled to ground in the second mode.
14. A method for processing a semiconductor wafer comprising:
generating a plasma to produce charged particles and neutral species;
inducing bombardment of the semiconductor wafer by charged particles from the plasma at a first level for a first mode of processing;
limiting bombardment of the semiconductor wafer to a level substantially less than the first level for a second mode of processing; and
exposing the semiconductor wafer to neutral species from the plasma during the second mode at a desired level for processing;
wherein the semiconductor wafer is selectively processed using both the first and the second modes of processing.
15. The method of claim 14, wherein the plasma includes a halogen, oxygen, and hydrogen.
16. The method of claim 15, wherein the halogen includes fluorine.
17. The method of claim 14, wherein generating the plasma includes flowing gas at a flow rate of 100 SCCM to 10,000 SCCM for an oxygen containing gas, 5 SCCM to 1,000 SCCM for a halogen containing gas, and 10 SCCM to 5,000 SCCM for a hydrogen containing gas.
18. The method of claim 15, wherein inducing bombardment of the semiconductor wafer by charged particles from the plasma at a first level includes surrounding the plasma with a slotted conducting structure.
19. The method of claim 18, wherein limiting bombardment of the semiconductor wafer to a level substantially less than the first level includes electrically coupling the slotted conducting structure to ground.
20. The method of claim 14, wherein inducing bombardment of the semiconductor wafer by charged particles from the plasma at a first level is performed for a period of 1 to 5 minutes.
21. The method of claim 14, comprising maintaining the semiconductor wafer at a temperature below about 100 degrees Celsius.
US09/192,810 1997-11-17 1998-11-16 Systems and methods for variable mode plasma enhanced processing of semiconductor wafers Expired - Fee Related US6379576B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/192,810 US6379576B2 (en) 1997-11-17 1998-11-16 Systems and methods for variable mode plasma enhanced processing of semiconductor wafers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US6791997P 1997-11-17 1997-11-17
US09/192,810 US6379576B2 (en) 1997-11-17 1998-11-16 Systems and methods for variable mode plasma enhanced processing of semiconductor wafers

Publications (2)

Publication Number Publication Date
US20020005392A1 true US20020005392A1 (en) 2002-01-17
US6379576B2 US6379576B2 (en) 2002-04-30

Family

ID=22079278

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/192,810 Expired - Fee Related US6379576B2 (en) 1997-11-17 1998-11-16 Systems and methods for variable mode plasma enhanced processing of semiconductor wafers
US09/192,835 Expired - Fee Related US6536449B1 (en) 1997-11-17 1998-11-16 Downstream surface cleaning process

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/192,835 Expired - Fee Related US6536449B1 (en) 1997-11-17 1998-11-16 Downstream surface cleaning process

Country Status (2)

Country Link
US (2) US6379576B2 (en)
WO (1) WO1999026277A1 (en)

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050199586A1 (en) * 2004-03-12 2005-09-15 Semiconductor Leading Edge Technologies, Inc. Resist removal method and semiconductor device manufactured by using the same
US20050208756A1 (en) * 2004-03-16 2005-09-22 Semiconductor Leading Edge Technologies, Inc. Method of removing resist, semiconductor device thereby and method of manufacturing a semiconductor device
US20050211671A1 (en) * 1999-03-01 2005-09-29 Micron Technology, Inc. Oxygen plasma treatment for a nitride surface to reduce photo footing
US7084070B1 (en) * 2001-03-30 2006-08-01 Lam Research Corporation Treatment for corrosion in substrate processing
US20060175014A1 (en) * 2005-02-10 2006-08-10 Michael Cox Specimen surface treatment system
US20060175291A1 (en) * 2005-02-10 2006-08-10 Hunt John A Control of process gases in specimen surface treatment system
US20060175013A1 (en) * 2005-02-10 2006-08-10 Michael Cox Specimen surface treatment system
US20070224813A1 (en) * 2006-03-21 2007-09-27 Applied Materials, Inc. Device and method for etching flash memory gate stacks comprising high-k dielectric
US20070249182A1 (en) * 2006-04-20 2007-10-25 Applied Materials, Inc. ETCHING OF SiO2 WITH HIGH SELECTIVITY TO Si3N4 AND ETCHING METAL OXIDES WITH HIGH SELECTIVITY TO SiO2 AT ELEVATED TEMPERATURES WITH BCl3 BASED ETCH CHEMISTRIES
US20070264841A1 (en) * 2006-05-10 2007-11-15 Lam Research Corporation Photoresist stripping chamber and methods of etching photoresist on substrates
US20090176381A1 (en) * 2008-01-08 2009-07-09 Hitachi-Kokusai Electric Inc. Method of manufacturing semiconductor device and substrate processing apparatus
US20100206230A1 (en) * 2008-05-15 2010-08-19 Macronix International Co., Ltd. Methods of low temperature oxidation
US20110143548A1 (en) * 2009-12-11 2011-06-16 David Cheung Ultra low silicon loss high dose implant strip
US20110139175A1 (en) * 2009-12-11 2011-06-16 David Cheung Enhanced passivation process to protect silicon prior to high dose implant strip
US20110139176A1 (en) * 2009-12-11 2011-06-16 David Cheung Low damage photoresist strip method for low-k dielectrics
US20120182147A1 (en) * 2011-01-18 2012-07-19 Avery Dennison Corporation Sensing properties of a material loading a UHF RFID tag by analysis of the complex reflection backscatter at different frequencies and power levels
US8641862B2 (en) 2004-12-13 2014-02-04 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US8716143B1 (en) 2005-05-12 2014-05-06 Novellus Systems, Inc. Plasma based photoresist removal system for cleaning post ash residue
WO2014204598A1 (en) * 2013-06-17 2014-12-24 Applied Materials, Inc. Enhanced plasma source for a plasma reactor
US9373497B2 (en) 2007-04-04 2016-06-21 Novellus Systems, Inc. Methods for stripping photoresist and/or cleaning metal regions
US9514954B2 (en) 2014-06-10 2016-12-06 Lam Research Corporation Peroxide-vapor treatment for enhancing photoresist-strip performance and modifying organic films
US9613825B2 (en) 2011-08-26 2017-04-04 Novellus Systems, Inc. Photoresist strip processes for improved device integrity
CN112640027A (en) * 2019-07-17 2021-04-09 玛特森技术公司 Variable mode plasma chamber using adjustable plasma potential
US11049692B2 (en) * 2019-07-17 2021-06-29 Mattson Technology, Inc. Methods for tuning plasma potential using variable mode plasma chamber
US11189464B2 (en) 2019-07-17 2021-11-30 Beijing E-town Semiconductor Technology Co., Ltd. Variable mode plasma chamber utilizing tunable plasma potential
CN114446761A (en) * 2022-01-26 2022-05-06 北京北方华创微电子装备有限公司 Semiconductor processing equipment

Families Citing this family (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3974697B2 (en) * 1997-11-28 2007-09-12 ローム株式会社 Capacitor and its manufacturing method
US6599829B2 (en) * 1998-11-25 2003-07-29 Texas Instruments Incorporated Method for photoresist strip, sidewall polymer removal and passivation for aluminum metallization
US6281135B1 (en) 1999-08-05 2001-08-28 Axcelis Technologies, Inc. Oxygen free plasma stripping process
US6492186B1 (en) 1999-08-05 2002-12-10 Eaton Corporation Method for detecting an endpoint for an oxygen free plasma process
JP3844413B2 (en) * 1999-08-23 2006-11-15 東京エレクトロン株式会社 Etching method
US20050022839A1 (en) * 1999-10-20 2005-02-03 Savas Stephen E. Systems and methods for photoresist strip and residue treatment in integrated circuit manufacturing
US6547458B1 (en) 1999-11-24 2003-04-15 Axcelis Technologies, Inc. Optimized optical system design for endpoint detection
WO2002059933A2 (en) * 2001-01-22 2002-08-01 Tokyo Electron Limited Vertically translatable chuck assembly and method for a plasma reactor system
US6685799B2 (en) * 2001-03-14 2004-02-03 Applied Materials Inc. Variable efficiency faraday shield
US7467598B2 (en) * 2001-04-09 2008-12-23 Tegal Corporation System for, and method of, etching a surface on a wafer
US6630406B2 (en) * 2001-05-14 2003-10-07 Axcelis Technologies Plasma ashing process
US6548416B2 (en) * 2001-07-24 2003-04-15 Axcelis Technolgoies, Inc. Plasma ashing process
US6796314B1 (en) * 2001-09-07 2004-09-28 Novellus Systems, Inc. Using hydrogen gas in a post-etch radio frequency-plasma contact cleaning process
US6849559B2 (en) * 2002-04-16 2005-02-01 Tokyo Electron Limited Method for removing photoresist and etch residues
US7588036B2 (en) * 2002-07-01 2009-09-15 Applied Materials, Inc. Chamber clean method using remote and in situ plasma cleaning systems
US20040129674A1 (en) * 2002-08-27 2004-07-08 Tokyo Electron Limited Method and system to enhance the removal of high-k dielectric materials
JP2006507667A (en) * 2002-09-18 2006-03-02 マットソン テクノロジイ インコーポレイテッド System and method for removing material
US6716765B1 (en) * 2002-11-12 2004-04-06 Novellus Systems, Inc. Plasma clean for a semiconductor thin film deposition chamber
JP4336124B2 (en) * 2003-03-10 2009-09-30 東京エレクトロン株式会社 Plasma processing method and plasma processing apparatus
US7232767B2 (en) * 2003-04-01 2007-06-19 Mattson Technology, Inc. Slotted electrostatic shield modification for improved etch and CVD process uniformity
US20040214448A1 (en) * 2003-04-22 2004-10-28 Taiwan Semiconductor Manufacturing Co. Method of ashing a photoresist
TWI235455B (en) * 2003-05-21 2005-07-01 Semiconductor Leading Edge Tec Method for manufacturing semiconductor device
US8101025B2 (en) * 2003-05-27 2012-01-24 Applied Materials, Inc. Method for controlling corrosion of a substrate
US6969953B2 (en) * 2003-06-30 2005-11-29 General Electric Company System and method for inductive coupling of an expanding thermal plasma
US7018928B2 (en) * 2003-09-04 2006-03-28 Taiwan Semiconductor Manufacturing Co., Ltd. Plasma treatment method to reduce silicon erosion over HDI silicon regions
US7799685B2 (en) * 2003-10-13 2010-09-21 Mattson Technology, Inc. System and method for removal of photoresist in transistor fabrication for integrated circuit manufacturing
US7064004B2 (en) * 2003-12-29 2006-06-20 Intel Corporation Induction-based heating for chip attach
US7361605B2 (en) * 2004-01-20 2008-04-22 Mattson Technology, Inc. System and method for removal of photoresist and residues following contact etch with a stop layer present
US7821655B2 (en) 2004-02-09 2010-10-26 Axcelis Technologies, Inc. In-situ absolute measurement process and apparatus for film thickness, film removal rate, and removal endpoint prediction
US7291550B2 (en) * 2004-02-13 2007-11-06 Chartered Semiconductor Manufacturing Ltd. Method to form a contact hole
US20050258148A1 (en) * 2004-05-18 2005-11-24 Nordson Corporation Plasma system with isolated radio-frequency powered electrodes
US20070054492A1 (en) * 2004-06-17 2007-03-08 Elliott David J Photoreactive removal of ion implanted resist
US20110061679A1 (en) * 2004-06-17 2011-03-17 Uvtech Systems, Inc. Photoreactive Removal of Ion Implanted Resist
JP4727170B2 (en) * 2004-06-23 2011-07-20 東京エレクトロン株式会社 Plasma processing method and post-processing method
US20060000552A1 (en) * 2004-07-05 2006-01-05 Tokyo Electron Limited Plasma processing apparatus and cleaning method thereof
US20070193602A1 (en) * 2004-07-12 2007-08-23 Savas Stephen E Systems and Methods for Photoresist Strip and Residue Treatment in Integrated Circuit Manufacturing
US20060032516A1 (en) * 2004-07-30 2006-02-16 Infineon Technologies Ag Method for the recovery of ash rate following metal etching
US20060051965A1 (en) * 2004-09-07 2006-03-09 Lam Research Corporation Methods of etching photoresist on substrates
US20060086690A1 (en) * 2004-10-21 2006-04-27 Ming-Huan Tsai Dielectric etching method to prevent photoresist damage and bird's beak
US7700494B2 (en) * 2004-12-30 2010-04-20 Tokyo Electron Limited, Inc. Low-pressure removal of photoresist and etch residue
US7947605B2 (en) * 2006-04-19 2011-05-24 Mattson Technology, Inc. Post ion implant photoresist strip using a pattern fill and method
US20070269975A1 (en) * 2006-05-18 2007-11-22 Savas Stephen E System and method for removal of photoresist and stop layer following contact dielectric etch
US7745309B2 (en) * 2006-08-09 2010-06-29 Applied Materials, Inc. Methods for surface activation by plasma immersion ion implantation process utilized in silicon-on-insulator structure
US20080156631A1 (en) * 2006-12-27 2008-07-03 Novellus Systems, Inc. Methods of Producing Plasma in a Container
US20080156264A1 (en) * 2006-12-27 2008-07-03 Novellus Systems, Inc. Plasma Generator Apparatus
US20080296258A1 (en) * 2007-02-08 2008-12-04 Elliott David J Plenum reactor system
US7807579B2 (en) * 2007-04-19 2010-10-05 Applied Materials, Inc. Hydrogen ashing enhanced with water vapor and diluent gas
US7972471B2 (en) * 2007-06-29 2011-07-05 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
JP4931716B2 (en) * 2007-07-18 2012-05-16 東京エレクトロン株式会社 Plasma processing apparatus and plasma generation chamber
US20090277871A1 (en) 2008-03-05 2009-11-12 Axcelis Technologies, Inc. Plasma mediated ashing processes that include formation of a protective layer before and/or during the plasma mediated ashing process
US9591738B2 (en) * 2008-04-03 2017-03-07 Novellus Systems, Inc. Plasma generator systems and methods of forming plasma
US8916022B1 (en) 2008-09-12 2014-12-23 Novellus Systems, Inc. Plasma generator systems and methods of forming plasma
US9324576B2 (en) 2010-05-27 2016-04-26 Applied Materials, Inc. Selective etch for silicon films
US20120213941A1 (en) * 2011-02-22 2012-08-23 Varian Semiconductor Equipment Associates, Inc. Ion-assisted plasma treatment of a three-dimensional structure
US9064815B2 (en) 2011-03-14 2015-06-23 Applied Materials, Inc. Methods for etch of metal and metal-oxide films
US8999856B2 (en) 2011-03-14 2015-04-07 Applied Materials, Inc. Methods for etch of sin films
US8771536B2 (en) 2011-08-01 2014-07-08 Applied Materials, Inc. Dry-etch for silicon-and-carbon-containing films
US8927390B2 (en) 2011-09-26 2015-01-06 Applied Materials, Inc. Intrench profile
EP2604293A1 (en) * 2011-12-14 2013-06-19 Nederlandse Organisatie voor toegepast -natuurwetenschappelijk onderzoek TNO A surface cleaning device and a method of cleaning a surface.
US8642435B2 (en) * 2012-01-13 2014-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Performing treatment on stressors
US9881772B2 (en) * 2012-03-28 2018-01-30 Lam Research Corporation Multi-radiofrequency impedance control for plasma uniformity tuning
US20130298942A1 (en) * 2012-05-14 2013-11-14 Applied Materials, Inc. Etch remnant removal
KR102192281B1 (en) * 2012-07-16 2020-12-18 베이징 이타운 세미컨덕터 테크놀로지 컴퍼니 리미티드 Method for high aspect ratio photoresist removal in pure reducing plasma
US9373517B2 (en) 2012-08-02 2016-06-21 Applied Materials, Inc. Semiconductor processing with DC assisted RF power for improved control
US8962224B2 (en) 2012-08-13 2015-02-24 Applied Materials, Inc. Methods for controlling defects for extreme ultraviolet lithography (EUVL) photomask substrate
US9034770B2 (en) 2012-09-17 2015-05-19 Applied Materials, Inc. Differential silicon oxide etch
US9023734B2 (en) 2012-09-18 2015-05-05 Applied Materials, Inc. Radical-component oxide etch
US9390937B2 (en) 2012-09-20 2016-07-12 Applied Materials, Inc. Silicon-carbon-nitride selective etch
US9132436B2 (en) 2012-09-21 2015-09-15 Applied Materials, Inc. Chemical control features in wafer process equipment
US8969212B2 (en) 2012-11-20 2015-03-03 Applied Materials, Inc. Dry-etch selectivity
US9064816B2 (en) 2012-11-30 2015-06-23 Applied Materials, Inc. Dry-etch for selective oxidation removal
US8980763B2 (en) 2012-11-30 2015-03-17 Applied Materials, Inc. Dry-etch for selective tungsten removal
US9111877B2 (en) 2012-12-18 2015-08-18 Applied Materials, Inc. Non-local plasma oxide etch
US8921234B2 (en) 2012-12-21 2014-12-30 Applied Materials, Inc. Selective titanium nitride etching
US10256079B2 (en) 2013-02-08 2019-04-09 Applied Materials, Inc. Semiconductor processing systems having multiple plasma configurations
US9362130B2 (en) 2013-03-01 2016-06-07 Applied Materials, Inc. Enhanced etching processes using remote plasma sources
US9040422B2 (en) 2013-03-05 2015-05-26 Applied Materials, Inc. Selective titanium nitride removal
US8801952B1 (en) 2013-03-07 2014-08-12 Applied Materials, Inc. Conformal oxide dry etch
US10170282B2 (en) 2013-03-08 2019-01-01 Applied Materials, Inc. Insulated semiconductor faceplate designs
US20140271097A1 (en) 2013-03-15 2014-09-18 Applied Materials, Inc. Processing systems and methods for halide scavenging
US8895449B1 (en) 2013-05-16 2014-11-25 Applied Materials, Inc. Delicate dry clean
US9114438B2 (en) 2013-05-21 2015-08-25 Applied Materials, Inc. Copper residue chamber clean
US9493879B2 (en) 2013-07-12 2016-11-15 Applied Materials, Inc. Selective sputtering for pattern transfer
US9773648B2 (en) 2013-08-30 2017-09-26 Applied Materials, Inc. Dual discharge modes operation for remote plasma
US8956980B1 (en) 2013-09-16 2015-02-17 Applied Materials, Inc. Selective etch of silicon nitride
US8951429B1 (en) 2013-10-29 2015-02-10 Applied Materials, Inc. Tungsten oxide processing
US9576809B2 (en) 2013-11-04 2017-02-21 Applied Materials, Inc. Etch suppression with germanium
US9236265B2 (en) 2013-11-04 2016-01-12 Applied Materials, Inc. Silicon germanium processing
US9520303B2 (en) 2013-11-12 2016-12-13 Applied Materials, Inc. Aluminum selective etch
US9245762B2 (en) 2013-12-02 2016-01-26 Applied Materials, Inc. Procedure for etch rate consistency
US9117855B2 (en) 2013-12-04 2015-08-25 Applied Materials, Inc. Polarity control for remote plasma
US9287095B2 (en) 2013-12-17 2016-03-15 Applied Materials, Inc. Semiconductor system assemblies and methods of operation
US9263278B2 (en) 2013-12-17 2016-02-16 Applied Materials, Inc. Dopant etch selectivity control
US9190293B2 (en) 2013-12-18 2015-11-17 Applied Materials, Inc. Even tungsten etch for high aspect ratio trenches
US9287134B2 (en) 2014-01-17 2016-03-15 Applied Materials, Inc. Titanium oxide etch
US9293568B2 (en) 2014-01-27 2016-03-22 Applied Materials, Inc. Method of fin patterning
US9396989B2 (en) 2014-01-27 2016-07-19 Applied Materials, Inc. Air gaps between copper lines
US9385028B2 (en) 2014-02-03 2016-07-05 Applied Materials, Inc. Air gap process
US9299575B2 (en) 2014-03-17 2016-03-29 Applied Materials, Inc. Gas-phase tungsten etch
US9299537B2 (en) 2014-03-20 2016-03-29 Applied Materials, Inc. Radial waveguide systems and methods for post-match control of microwaves
US9299538B2 (en) 2014-03-20 2016-03-29 Applied Materials, Inc. Radial waveguide systems and methods for post-match control of microwaves
US9136273B1 (en) 2014-03-21 2015-09-15 Applied Materials, Inc. Flash gate air gap
US9903020B2 (en) 2014-03-31 2018-02-27 Applied Materials, Inc. Generation of compact alumina passivation layers on aluminum plasma equipment components
US9309598B2 (en) 2014-05-28 2016-04-12 Applied Materials, Inc. Oxide and metal removal
US9847289B2 (en) 2014-05-30 2017-12-19 Applied Materials, Inc. Protective via cap for improved interconnect performance
US9378969B2 (en) 2014-06-19 2016-06-28 Applied Materials, Inc. Low temperature gas-phase carbon removal
US9406523B2 (en) 2014-06-19 2016-08-02 Applied Materials, Inc. Highly selective doped oxide removal method
US9425058B2 (en) 2014-07-24 2016-08-23 Applied Materials, Inc. Simplified litho-etch-litho-etch process
US9496167B2 (en) 2014-07-31 2016-11-15 Applied Materials, Inc. Integrated bit-line airgap formation and gate stack post clean
US9159606B1 (en) 2014-07-31 2015-10-13 Applied Materials, Inc. Metal air gap
US9378978B2 (en) 2014-07-31 2016-06-28 Applied Materials, Inc. Integrated oxide recess and floating gate fin trimming
US9165786B1 (en) 2014-08-05 2015-10-20 Applied Materials, Inc. Integrated oxide and nitride recess for better channel contact in 3D architectures
US9659753B2 (en) 2014-08-07 2017-05-23 Applied Materials, Inc. Grooved insulator to reduce leakage current
US9553102B2 (en) 2014-08-19 2017-01-24 Applied Materials, Inc. Tungsten separation
US9355856B2 (en) 2014-09-12 2016-05-31 Applied Materials, Inc. V trench dry etch
KR102426051B1 (en) 2016-05-31 2022-07-26 삼성전자주식회사 Semiconductor device and fabrication method thereof
US10580661B2 (en) * 2016-12-14 2020-03-03 Mattson Technology, Inc. Atomic layer etch process using plasma in conjunction with a rapid thermal activation process

Family Cites Families (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3951843A (en) 1973-01-09 1976-04-20 Lfe Corporation Fluorocarbon composition for use in plasma removal of photoresist material from semiconductor devices
US4201579A (en) 1978-06-05 1980-05-06 Motorola, Inc. Method for removing photoresist by hydrogen plasma
JPS556423A (en) 1978-06-27 1980-01-17 Oouchi Shinko Kagaku Kogyo Kk Production of benzthiazolylsulfenamide
JPS5564233A (en) 1978-11-07 1980-05-14 Fujitsu Ltd Peeling solution for positive type photoresist
US4263088A (en) 1979-06-25 1981-04-21 Motorola, Inc. Method for process control of a plasma reaction
JPS5751265A (en) 1980-09-10 1982-03-26 Hitachi Ltd Microwave plasma etching device
US4361461A (en) 1981-03-13 1982-11-30 Bell Telephone Laboratories, Incorporated Hydrogen etching of semiconductors and oxides
US4370195A (en) 1982-03-25 1983-01-25 Rca Corporation Removal of plasma etching residues
JPS58214149A (en) 1982-06-07 1983-12-13 Hitachi Ltd Formation of micropattern
US4529860A (en) 1982-08-02 1985-07-16 Motorola, Inc. Plasma etching of organic materials
US4501061A (en) 1983-05-31 1985-02-26 Advanced Micro Devices, Inc. Fluorine plasma oxidation of residual sulfur species
DE3376186D1 (en) 1983-08-02 1988-05-05 Ibm Deutschland Dry-etching process and its use
US4511430A (en) 1984-01-30 1985-04-16 International Business Machines Corporation Control of etch rate ratio of SiO2 /photoresist for quartz planarization etch back process
JPS60169140A (en) 1984-02-13 1985-09-02 Hitachi Ltd Dry etching method
JPS61123142A (en) 1984-11-20 1986-06-11 Matsushita Electric Ind Co Ltd Dry etching method
GB8516537D0 (en) 1985-06-29 1985-07-31 Standard Telephones Cables Ltd Pulsed plasma apparatus
US4711698A (en) 1985-07-15 1987-12-08 Texas Instruments Incorporated Silicon oxide thin film etching process
US4673456A (en) 1985-09-17 1987-06-16 Machine Technology, Inc. Microwave apparatus for generating plasma afterglows
JPH0773104B2 (en) 1986-02-14 1995-08-02 富士通株式会社 Resist stripping method
US4812201A (en) 1986-07-25 1989-03-14 Tokyo Electron Limited Method of ashing layers, and apparatus for ashing layers
US4933300A (en) 1987-02-12 1990-06-12 Hideomi Koinuma Process for forming multilayer thin film
JPS63217629A (en) 1987-03-06 1988-09-09 Hitachi Ltd Ashing method and device
US4857140A (en) 1987-07-16 1989-08-15 Texas Instruments Incorporated Method for etching silicon nitride
US5138973A (en) 1987-07-16 1992-08-18 Texas Instruments Incorporated Wafer processing apparatus having independently controllable energy sources
US5310703A (en) 1987-12-01 1994-05-10 U.S. Philips Corporation Method of manufacturing a semiconductor device, in which photoresist on a silicon oxide layer on a semiconductor substrate is stripped using an oxygen plasma afterglow and a biased substrate
US4961820A (en) 1988-06-09 1990-10-09 Fujitsu Limited Ashing method for removing an organic film on a substance of a semiconductor device under fabrication
US4918031A (en) 1988-12-28 1990-04-17 American Telephone And Telegraph Company,At&T Bell Laboratories Processes depending on plasma generation using a helical resonator
US5226056A (en) 1989-01-10 1993-07-06 Nihon Shinku Gijutsu Kabushiki Kaisha Plasma ashing method and apparatus therefor
JPH02222468A (en) 1989-02-23 1990-09-05 Asahi Glass Co Ltd Chlorofluorohydrocarbon-based resist remover
JP2541851B2 (en) 1989-03-10 1996-10-09 富士通株式会社 How to peel off organic matter
US5068040A (en) 1989-04-03 1991-11-26 Hughes Aircraft Company Dense phase gas photochemical process for substrate treatment
JPH0744176B2 (en) 1989-08-30 1995-05-15 株式会社東芝 Plasma ashing method
US5300460A (en) 1989-10-03 1994-04-05 Applied Materials, Inc. UHF/VHF plasma for use in forming integrated circuit structures on semiconductor wafers
DE69128345T2 (en) 1990-01-04 1998-03-26 Mattson Tech Inc INDUCTIVE PLASMA REACTOR IN THE LOWER HIGH FREQUENCY RANGE
US5160408A (en) 1990-04-27 1992-11-03 Micron Technology, Inc. Method of isotropically dry etching a polysilicon containing runner with pulsed power
US5198634A (en) 1990-05-21 1993-03-30 Mattson Brad S Plasma contamination removal process
EP0463870B1 (en) 1990-06-26 1999-02-24 Fujitsu Limited Method of plasma treating a resist using hydrogen gas
KR0176715B1 (en) 1990-07-30 1999-04-15 오가 노리오 Dry etching method
US5037506A (en) 1990-09-06 1991-08-06 Subhash Gupta Method of stripping layers of organic materials
JP2697952B2 (en) 1990-11-15 1998-01-19 シャープ株式会社 Method for manufacturing semiconductor device
US5262279A (en) 1990-12-21 1993-11-16 Intel Corporation Dry process for stripping photoresist from a polyimide surface
JPH04253328A (en) 1991-01-29 1992-09-09 Hitachi Ltd Surface treatment device
JP3016261B2 (en) 1991-02-14 2000-03-06 ソニー株式会社 Method for manufacturing semiconductor device
JP3115015B2 (en) 1991-02-19 2000-12-04 東京エレクトロン株式会社 Vertical batch processing equipment
US5201990A (en) * 1991-05-23 1993-04-13 Applied Materials, Inc. Process for treating aluminum surfaces in a vacuum apparatus
US5296093A (en) 1991-07-24 1994-03-22 Applied Materials, Inc. Process for removal of residues remaining after etching polysilicon layer in formation of integrated circuit structure
US5147499A (en) 1991-07-24 1992-09-15 Applied Materials, Inc. Process for removal of residues remaining after etching polysilicon layer in formation of integrated circuit structure
US5174856A (en) 1991-08-26 1992-12-29 Applied Materials, Inc. Method for removal of photoresist over metal which also removes or inactivates corrosion-forming materials remaining from previous metal etch
US5200031A (en) * 1991-08-26 1993-04-06 Applied Materials, Inc. Method for removal of photoresist over metal which also removes or inactivates corrosion-forming materials remaining from one or more previous metal etch steps
US5228052A (en) 1991-09-11 1993-07-13 Nihon Shinku Gijutsu Kabushiki Kaisha Plasma ashing apparatus
US5176790A (en) 1991-09-25 1993-01-05 Applied Materials, Inc. Process for forming a via in an integrated circuit structure by etching through an insulation layer while inhibiting sputtering of underlying metal
US5234529A (en) 1991-10-10 1993-08-10 Johnson Wayne L Plasma generating apparatus employing capacitive shielding and process for using such apparatus
US5221424A (en) 1991-11-21 1993-06-22 Applied Materials, Inc. Method for removal of photoresist over metal which also removes or inactivates corosion-forming materials remaining from previous metal etch
US5419805A (en) 1992-03-18 1995-05-30 Northern Telecom Limited Selective etching of refractory metal nitrides
JP3084910B2 (en) 1992-03-18 2000-09-04 ヤマハ株式会社 Wiring formation method
JP2988122B2 (en) 1992-05-14 1999-12-06 日本電気株式会社 Dry etching apparatus and method for manufacturing semiconductor device
EP0647163B1 (en) 1992-06-22 1998-09-09 Lam Research Corporation A plasma cleaning method for removing residues in a plasma treatment chamber
JPH06177088A (en) 1992-08-31 1994-06-24 Sony Corp Method and apparatu for ashing
JP2572924B2 (en) 1992-09-04 1997-01-16 醇 西脇 Surface treatment method of metal by atmospheric pressure plasma
JPH06151382A (en) 1992-11-11 1994-05-31 Toshiba Corp Dry etching method
JP2714486B2 (en) 1993-03-02 1998-02-16 イー・アイ・デュポン・ドゥ・ヌムール・アンド・カンパニー Composition containing hexafluoropropane
FR2705562B1 (en) 1993-05-26 1995-07-13 Oreal Use of an organofluorine hydrocarbon compound as a binder in cosmetic compositions in the form of powder and compositions comprising them.
US5350480A (en) 1993-07-23 1994-09-27 Aspect International, Inc. Surface cleaning and conditioning using hot neutral gas beam array
JP3391410B2 (en) 1993-09-17 2003-03-31 富士通株式会社 How to remove resist mask
US5354417A (en) 1993-10-13 1994-10-11 Applied Materials, Inc. Etching MoSi2 using SF6, HBr and O2
KR100276736B1 (en) 1993-10-20 2001-03-02 히가시 데쓰로 Plasma processing equipment
US5449432A (en) 1993-10-25 1995-09-12 Applied Materials, Inc. Method of treating a workpiece with a plasma and processing reactor having plasma igniter and inductive coupler for semiconductor fabrication
US5382316A (en) 1993-10-29 1995-01-17 Applied Materials, Inc. Process for simultaneous removal of photoresist and polysilicon/polycide etch residues from an integrated circuit structure
JP2731730B2 (en) 1993-12-22 1998-03-25 インターナショナル・ビジネス・マシーンズ・コーポレイション How to remove photoresist
US5403434A (en) * 1994-01-06 1995-04-04 Texas Instruments Incorporated Low-temperature in-situ dry cleaning process for semiconductor wafer
US5399237A (en) 1994-01-27 1995-03-21 Applied Materials, Inc. Etching titanium nitride using carbon-fluoride and carbon-oxide gas
US5449433A (en) 1994-02-14 1995-09-12 Micron Semiconductor, Inc. Use of a high density plasma source having an electrostatic shield for anisotropic polysilicon etching over topography
US5514246A (en) 1994-06-02 1996-05-07 Micron Technology, Inc. Plasma reactors and method of cleaning a plasma reactor
US5514247A (en) 1994-07-08 1996-05-07 Applied Materials, Inc. Process for plasma etching of vias
JPH0878372A (en) 1994-09-01 1996-03-22 Hitachi Ltd Organic matter removing method and its apparatus
JP2770753B2 (en) 1994-09-16 1998-07-02 日本電気株式会社 Plasma processing apparatus and plasma processing method
US5811022A (en) 1994-11-15 1998-09-22 Mattson Technology, Inc. Inductive plasma reactor
US5614060A (en) 1995-03-23 1997-03-25 Applied Materials, Inc. Process and apparatus for etching metal in integrated circuit structure with high selectivity to photoresist and good metal etch residue removal
US5556521A (en) 1995-03-24 1996-09-17 Sony Corporation Sputter etching apparatus with plasma source having a dielectric pocket and contoured plasma source
US5667630A (en) 1995-04-28 1997-09-16 Vanguard International Semiconductor Corporation Low charge-up reactive ion metal etch process
US5696428A (en) 1995-06-07 1997-12-09 Lsi Logic Corporation Apparatus and method using optical energy for specifying and quantitatively controlling chemically-reactive components of semiconductor processing plasma etching gas
US5567271A (en) 1995-07-26 1996-10-22 Chartered Semiconductor Manufacturing Pte Ltd Oxygen reactive ion etch (RIE) plasma method for removing oxidized organic residues from semiconductor substrates
US5674357A (en) 1995-08-30 1997-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor substrate cleaning process
US5983828A (en) * 1995-10-13 1999-11-16 Mattson Technology, Inc. Apparatus and method for pulsed plasma processing of a semiconductor substrate
US5756400A (en) * 1995-12-08 1998-05-26 Applied Materials, Inc. Method and apparatus for cleaning by-products from plasma chamber surfaces
US5780359A (en) * 1995-12-11 1998-07-14 Applied Materials, Inc. Polymer removal from top surfaces and sidewalls of a semiconductor wafer
US5824604A (en) 1996-01-23 1998-10-20 Mattson Technology, Inc. Hydrocarbon-enhanced dry stripping of photoresist
US5641382A (en) 1996-02-02 1997-06-24 Taiwan Semiconductor Manufacturing Company, Ltd. Method to remove residue of metal etch
US5702869A (en) 1996-06-07 1997-12-30 Vanguard International Semiconductor Corporation Soft ashing method for removing fluorinated photoresists layers from semiconductor substrates
US6033993A (en) * 1997-09-23 2000-03-07 Olin Microelectronic Chemicals, Inc. Process for removing residues from a semiconductor substrate
US6143191A (en) * 1997-11-10 2000-11-07 Advanced Technology Materials, Inc. Method for etch fabrication of iridium-based electrode structures
US6018065A (en) * 1997-11-10 2000-01-25 Advanced Technology Materials, Inc. Method of fabricating iridium-based materials and structures on substrates, iridium source reagents therefor

Cited By (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050211671A1 (en) * 1999-03-01 2005-09-29 Micron Technology, Inc. Oxygen plasma treatment for a nitride surface to reduce photo footing
US7084070B1 (en) * 2001-03-30 2006-08-01 Lam Research Corporation Treatment for corrosion in substrate processing
US20050199586A1 (en) * 2004-03-12 2005-09-15 Semiconductor Leading Edge Technologies, Inc. Resist removal method and semiconductor device manufactured by using the same
US7538038B2 (en) 2004-03-16 2009-05-26 Sony Corporation Method of removing resist, semiconductor device thereby and method of manufacturing a semiconductor device
US20050208756A1 (en) * 2004-03-16 2005-09-22 Semiconductor Leading Edge Technologies, Inc. Method of removing resist, semiconductor device thereby and method of manufacturing a semiconductor device
US9941108B2 (en) 2004-12-13 2018-04-10 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US8641862B2 (en) 2004-12-13 2014-02-04 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US20060175014A1 (en) * 2005-02-10 2006-08-10 Michael Cox Specimen surface treatment system
US20060175013A1 (en) * 2005-02-10 2006-08-10 Michael Cox Specimen surface treatment system
US20060175291A1 (en) * 2005-02-10 2006-08-10 Hunt John A Control of process gases in specimen surface treatment system
US8716143B1 (en) 2005-05-12 2014-05-06 Novellus Systems, Inc. Plasma based photoresist removal system for cleaning post ash residue
US20070224813A1 (en) * 2006-03-21 2007-09-27 Applied Materials, Inc. Device and method for etching flash memory gate stacks comprising high-k dielectric
US7780862B2 (en) 2006-03-21 2010-08-24 Applied Materials, Inc. Device and method for etching flash memory gate stacks comprising high-k dielectric
US20070249182A1 (en) * 2006-04-20 2007-10-25 Applied Materials, Inc. ETCHING OF SiO2 WITH HIGH SELECTIVITY TO Si3N4 AND ETCHING METAL OXIDES WITH HIGH SELECTIVITY TO SiO2 AT ELEVATED TEMPERATURES WITH BCl3 BASED ETCH CHEMISTRIES
US8722547B2 (en) 2006-04-20 2014-05-13 Applied Materials, Inc. Etching high K dielectrics with high selectivity to oxide containing layers at elevated temperatures with BC13 based etch chemistries
US20070264841A1 (en) * 2006-05-10 2007-11-15 Lam Research Corporation Photoresist stripping chamber and methods of etching photoresist on substrates
US7605063B2 (en) 2006-05-10 2009-10-20 Lam Research Corporation Photoresist stripping chamber and methods of etching photoresist on substrates
US9373497B2 (en) 2007-04-04 2016-06-21 Novellus Systems, Inc. Methods for stripping photoresist and/or cleaning metal regions
US20090176381A1 (en) * 2008-01-08 2009-07-09 Hitachi-Kokusai Electric Inc. Method of manufacturing semiconductor device and substrate processing apparatus
US20100206230A1 (en) * 2008-05-15 2010-08-19 Macronix International Co., Ltd. Methods of low temperature oxidation
US8591661B2 (en) 2009-12-11 2013-11-26 Novellus Systems, Inc. Low damage photoresist strip method for low-K dielectrics
US9564344B2 (en) 2009-12-11 2017-02-07 Novellus Systems, Inc. Ultra low silicon loss high dose implant strip
US20110139176A1 (en) * 2009-12-11 2011-06-16 David Cheung Low damage photoresist strip method for low-k dielectrics
US8721797B2 (en) * 2009-12-11 2014-05-13 Novellus Systems, Inc. Enhanced passivation process to protect silicon prior to high dose implant strip
CN102652351A (en) * 2009-12-11 2012-08-29 诺发系统有限公司 Enhanced passivation process to protect silicon prior to high dose implant strip
US20110143548A1 (en) * 2009-12-11 2011-06-16 David Cheung Ultra low silicon loss high dose implant strip
US20110139175A1 (en) * 2009-12-11 2011-06-16 David Cheung Enhanced passivation process to protect silicon prior to high dose implant strip
US20120182147A1 (en) * 2011-01-18 2012-07-19 Avery Dennison Corporation Sensing properties of a material loading a UHF RFID tag by analysis of the complex reflection backscatter at different frequencies and power levels
US8947236B2 (en) * 2011-01-18 2015-02-03 Avery Dennison Corporation Sensing properties of a material loading a UHF RFID tag by analysis of the complex reflection backscatter at different frequencies and power levels
US9613825B2 (en) 2011-08-26 2017-04-04 Novellus Systems, Inc. Photoresist strip processes for improved device integrity
US10290469B2 (en) 2013-06-17 2019-05-14 Applied Materials, Inc. Enhanced plasma source for a plasma reactor
CN105340059A (en) * 2013-06-17 2016-02-17 应用材料公司 Enhanced plasma source for a plasma reactor
WO2014204598A1 (en) * 2013-06-17 2014-12-24 Applied Materials, Inc. Enhanced plasma source for a plasma reactor
US9514954B2 (en) 2014-06-10 2016-12-06 Lam Research Corporation Peroxide-vapor treatment for enhancing photoresist-strip performance and modifying organic films
CN112640027A (en) * 2019-07-17 2021-04-09 玛特森技术公司 Variable mode plasma chamber using adjustable plasma potential
US11049692B2 (en) * 2019-07-17 2021-06-29 Mattson Technology, Inc. Methods for tuning plasma potential using variable mode plasma chamber
US11189464B2 (en) 2019-07-17 2021-11-30 Beijing E-town Semiconductor Technology Co., Ltd. Variable mode plasma chamber utilizing tunable plasma potential
CN114649176A (en) * 2019-07-17 2022-06-21 玛特森技术公司 Method for treating a workpiece
CN114446761A (en) * 2022-01-26 2022-05-06 北京北方华创微电子装备有限公司 Semiconductor processing equipment
WO2023143094A1 (en) * 2022-01-26 2023-08-03 北京北方华创微电子装备有限公司 Semiconductor processing apparatus

Also Published As

Publication number Publication date
WO1999026277A1 (en) 1999-05-27
US6379576B2 (en) 2002-04-30
US6536449B1 (en) 2003-03-25

Similar Documents

Publication Publication Date Title
US6379576B2 (en) Systems and methods for variable mode plasma enhanced processing of semiconductor wafers
US6379575B1 (en) Treatment of etching chambers using activated cleaning gas
US5618382A (en) High-frequency semiconductor wafer processing apparatus and method
JP5215875B2 (en) Integrated capacitive and inductive power supply for plasma etching chamber
US6143129A (en) Inductive plasma reactor
JP5518174B2 (en) Method for generating plasma or method for operating plasma chamber
US5879575A (en) Self-cleaning plasma processing reactor
KR101336479B1 (en) Methods and apparatus for selective pre-coating of a plasma processing chamber
US6362110B1 (en) Enhanced resist strip in a dielectric etcher using downstream plasma
US20070051471A1 (en) Methods and apparatus for stripping
US20080182422A1 (en) Methods of etching photoresist on substrates
US6897155B2 (en) Method for etching high-aspect-ratio features
JPH06283473A (en) Improved process for etching oxide in planar plasma device subjected to electromagnetic coupling
JPH0547712A (en) Plasma processing method and apparatus therefor
JP5271267B2 (en) Mask layer processing method before performing etching process
US5824602A (en) Helicon wave excitation to produce energetic electrons for manufacturing semiconductors
EP0421430B2 (en) A plasma process, method and apparatus
JP2010034415A (en) Plasma treatment method
JP4451934B2 (en) Method and integrated circuit for etching a conductive layer
US6939813B2 (en) Apparatus for improved low pressure inductively coupled high density plasma reactor
KR19990077238A (en) Plasma treatment method
KR100452920B1 (en) Inductive coupled plasma etching apparatus
Johnson Electrostatically-shielded inductively-coupled RF plasma sources
JP2003264172A (en) Plasma processor
US20090032192A1 (en) Method for Resist Strip in Presence of Low K Dielectric Material and Apparatus for Performing the Same

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATTSON TECHNOLOGY, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LUO, LEROY;SAVAS, STEPHEN E.;HELLE, WOLFGANG;AND OTHERS;REEL/FRAME:009745/0576;SIGNING DATES FROM 19981217 TO 19990113

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100430