US20020017693A1 - Moscap design for improved reliability - Google Patents
Moscap design for improved reliability Download PDFInfo
- Publication number
- US20020017693A1 US20020017693A1 US09/247,275 US24727599A US2002017693A1 US 20020017693 A1 US20020017693 A1 US 20020017693A1 US 24727599 A US24727599 A US 24727599A US 2002017693 A1 US2002017693 A1 US 2002017693A1
- Authority
- US
- United States
- Prior art keywords
- region
- dielectric
- gate
- mos device
- semiconducting substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 12
- 229920005591 polysilicon Polymers 0.000 claims abstract description 12
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 8
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 8
- 239000004020 conductor Substances 0.000 claims abstract description 4
- 239000000758 substrate Substances 0.000 claims description 35
- 150000004767 nitrides Chemical class 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 25
- 239000000463 material Substances 0.000 claims description 18
- 239000002019 doping agent Substances 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 claims description 7
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 7
- 238000000059 patterning Methods 0.000 claims description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229920000642 polymer Polymers 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 238000002513 implantation Methods 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 238000002955 isolation Methods 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 3
- 229910000673 Indium arsenide Inorganic materials 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- 229910052785 arsenic Inorganic materials 0.000 claims description 3
- 229910052799 carbon Inorganic materials 0.000 claims description 3
- 229910052681 coesite Inorganic materials 0.000 claims description 3
- 150000001875 compounds Chemical class 0.000 claims description 3
- 229910052906 cristobalite Inorganic materials 0.000 claims description 3
- 229910003460 diamond Inorganic materials 0.000 claims description 3
- 239000010432 diamond Substances 0.000 claims description 3
- 230000005669 field effect Effects 0.000 claims description 3
- 229910052732 germanium Inorganic materials 0.000 claims description 3
- 229910052737 gold Inorganic materials 0.000 claims description 3
- 239000012535 impurity Substances 0.000 claims description 3
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 229910052682 stishovite Inorganic materials 0.000 claims description 3
- 229910052905 tridymite Inorganic materials 0.000 claims description 3
- -1 SiCGe Inorganic materials 0.000 claims 2
- 229910052733 gallium Inorganic materials 0.000 claims 2
- 230000015556 catabolic process Effects 0.000 abstract description 6
- 238000004519 manufacturing process Methods 0.000 abstract description 2
- 238000005137 deposition process Methods 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000001459 lithography Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000002294 plasma sputter deposition Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
Definitions
- the present invention is directed to metal oxide semiconductor (MOS) devices such as metal oxide semiconductor capacitors (MOSCAPs), complementary metal oxide semiconductor (CMOS) field effect transistors (FETs) and bipolar transistors such as lateral pnp devices, and in particular to an improved design for MOS devices which enhances the reliability of the same.
- MOS devices of the present invention have improved reliability since substantially little or no oxide breakdown at the R x corner or edge occurs during device biasing.
- FIGS. 1 ( a )-( b ) A typical prior art MOSCAP structure is shown in FIGS. 1 ( a )-( b ). Specifically, FIG. 1( a ) is a top view of a prior art MOSCAP structure, whereas FIG. 1( b ) is a cross-sectional view of the same structure.
- the shallow trench isolation (STI) corner or R x edge region (hereinafter referred to as just the R x edge) becomes an emitter of hot electrons when the base plate becomes negatively biased. These hot electrons degrade the oxide reliability.
- the contact problem is alleviated by placing the gate polysilicon over the R x edge so that the gate can be contacted over the trench oxide.
- This design results in a less reliable MOSCAP structure due to the high electrical field formed at the R x edge when the bottom plate of the MOSCAP is biased negative. The resulting device is thus unreliable due to a greater potential for oxide breakdown at the R x edge.
- One object of the present invention is to provide a highly reliable MOS device which eliminates the thin oxide areas over STI corners, i.e. the R x edge.
- a further object of the present invention is to design a MOS device which has improved series resistance to the doped gate region of the device.
- a MOS device which comprises: a semiconducting substrate; a first doped region formed in said semiconducting substrate; a dielectric region formed on said first doped region, wherein said dielectric region has a substantially thicker portion comprising a nitride pad formed over a screen oxide layer; a gate region formed over said dielectric region, said gate region being doped with a n- or p-type dopant; and an electrical contact connected directly to said gate region over the substantially thicker portion of said dielectric region.
- Another aspect of the present invention relates to a method of fabricating the above described MOS devices. Specifically, the method of the present invention comprises the steps of:
- step (h) occurs before the patterning step, i.e. between steps (f) and (g).
- FIG. 2 is a prior art FET design.
- FIGS. 3 ( a )-( b ) are top views of MOSCAP devices of the present invention; whereas FIG. 3( c ) is a side view of both devices.
- FIG. 4 is a top view of a FET device of the present invention.
- FIG. 5 is a top view of a lateral pnp device of the present invention.
- FIGS. 6 ( a )-( f ) are cross-sectional views illustrating the process steps used in forming a MOSCAP device of the present invention.
- region 12 represents the bottom plate of the capacitor and gate region 22 represents the top plate of the capacitor.
- the MOSCAP comprises a semiconducting substrate 10 having shallow trench isolation (STI) regions 14 therein.
- the lower plate, i.e. first doped region 12 of the capacitor is formed in areas abutting STI regions 14 .
- the active device region, i.e. capacitor comprising dielectric layer 20 , screen oxide 16 , nitride pad 18 and doped gate region 22 is formed between the STI regions.
- Metal contacts 24 T (top plate contact) and 24 B (bottom plate contact) are shown connected to doped gate region 22 over the substantially thicker portion and to first doped region 12 , respectively.
- first doped region 12 comprises two distinct regions. These regions represent the source 12 s /drain 12 d regions of the FET device.
- the active device region comprising layers 20 , 16 , 18 and 22 is formed on portions of semiconducting substrate 10 between the source/drain regions.
- region 12 comprises an emitter region 12 e and a collector region 12 c which are formed in semiconducting substrate 10 .
- emitter region 12 e is found the active device region of the device which comprises layers 20 , 16 , 18 and 22 .
- FIG. 6( a ) there is shown a semiconducting substrate 10 which contains STI regions 14 embedded therein as well as a screen oxide layer 16 which covers portions of semiconducting substrate 10 not containing the STI regions.
- Semiconducting substrate 10 employed in the present invention comprises any semiconducting material including, but not limited to: Si, Ge, SiGe, SiCGe, Ga, GaAs, InAs, InP and all other III/V compounds. Of these semiconducting materials, it is highly preferred that semiconducting substrate 10 be composed of Si.
- the semiconducting material may be doped, undoped or contain doped and undoped regions.
- STI regions 14 are fabricated using lithography and dry etching to provide a shallow trench region in the surface of semiconducting substrate 10 .
- the shallow trench region is filled with a dielectric material such as tetraethylorthosilicate (TEOS) and densified.
- TEOS tetraethylorthosilicate
- a liner material may optionally be formed in the trench prior to filling the trench with TEOS.
- the resist used in the lithography step is removed and thereafter the structure is planarized using conventional planarization processes such as reactive-ion etching (RIE), chemical-mechanical polishing (CMP) or grinding.
- RIE reactive-ion etching
- CMP chemical-mechanical polishing
- Screen oxide layer 16 is formed on the surface of semiconducting substrate 10 by using a thermal oxidation process which is capable of growing a thin oxide layer on the surface thereof.
- the screen oxide is used as an implantation mask in a subsequent implantation process.
- the screen oxide layer can be formed by patterning the structure with a suitable resist and then depositing an oxide-containing material such as SiO 2 on the exposed surface of semiconducting substrate 10 using conventional deposition techniques such as chemical vapor deposition (CVD), plasma enhanced CVD, sputtering and other like deposition processes.
- CVD chemical vapor deposition
- CVD plasma enhanced CVD
- sputtering and other like deposition processes.
- screen oxide layer 16 has a final thickness of from about 20 to about 200 ⁇ . More preferably, the final thickness of the screen oxide layer is from about 60 to about 100 ⁇ .
- first doped region 12 is formed using conventional implantation techniques that are well known in the art. Although a single doped region is illustrated, it is also within the contemplation of the present invention to provide discrete doped regions in the surface of the semiconducting substrate. Such an embodiment is particularly useful when FET devices and pnp devices are being fabricated.
- Ion implantation is carried out utilizing a conventional ion beam apparatus that is capable of operating at an energy of from about 5 to about 800 KeV and an ion dosage of from about 1 ⁇ 10 12 to about 1 ⁇ 10 21 atoms/cm 2 .
- the ions are typically implanted to a depth of from about 5 to about 200 nm within the semiconducting substrate.
- N- or p-type dopant atoms can be implanted in the surface of semiconducting substrate 10 .
- nitride pad layer 18 is formed on the surface of screen oxide 16 using conventional deposition processes well known to those skilled in the art including, but not limited to: CVD, plasma-enhanced CVD, sputtering and other like deposition processes. Suitable materials used in forming nitride pad layer 18 include: TiN, Si 3 N 4 and TaN. In a highly preferred embodiment of the present invention, Si 3 N 4 is used in forming the nitride pad layer.
- the thickness of the nitride pad formed in the present invention is from about 20 to about 1000 ⁇ . More preferably, the thickness of the pad nitride layer is from about 500 to about 600 ⁇ .
- the nitride pad and screen oxide are then patterned and etched so as to leave a stack region of the same between the STI regions.
- a conventional photoimageable resist is employed to pattern the nitride pad layer and the screen oxide layer and the patterned portions are removed using a conventional dry etching technique such as RIE or plasma etching.
- the structure containing the stack region of nitride pad 18 and screen oxide 16 is shown in FIG. 6( c ).
- a dielectric layer 20 is formed on portions of the semiconducting surface, not containing the STI regions, but abutting the stack region.
- the dielectric layer may be thermally grown using conventional thermal oxidation conditions well known in the art, or it can be deposited by conventional techniques such as CVD, plasma enhanced CVD, sputtering, spin-on coating and other like deposition techniques.
- Suitable dielectric materials that can be employed in the present invention are typical insulating materials including, but not limited to: oxides, nitrides, diamond, diamond-like carbon, paralene polymers, silicon polymers and other like materials.
- the dielectric layer is a thermally grown oxide layer.
- the thickness of the dielectric layer 20 abutting the stack region is typically of from about 30 to about 200 ⁇ . More preferably, the thickness of dielectric layer 20 is from about 50 to about 100 ⁇ . It should be noted herein that from now on dielectric layer 20 as well as layers 16 and 18 are referred to as a “dielectric region that has a substantially thicker portion.” The thicker portion is formed of layers 16 and 18 .
- a gate material 22 is then formed on the entire structure shown in FIG. 6( d ) and the gate region is patterned forming the structure shown in FIG. 6( e ).
- Suitable gate materials employed in the present invention include: polysilicon; perovskite-type oxides such as barium strontium titanate; conductive metals, i.e. Pt, W, Cu, etc; and other like gate materials.
- the patterned gate region of FIG. 6( e ) is subjected to a second ion implantation step.
- the gate material is usually heavily doped with a n- or p-type dopant. Examples of the same include: boron for p-type dopants and arsenic or phosphorous for n-type dopants.
- the structure containing doped gate region 22 is shown in
- FIG. 6 ( f ) The area is cross-hatched to emphasize that it is now a doped region.
- FIG. 3( b ) represents the final steps employed in the present invention.
- electrical contacts 24 are formed on doped gate region 22 over the substantially thicker portion, i.e. stack region, as well as on an exposed surface of semiconducting substrate 10 .
- the electrical contacts are composed of a conductive material such as Al, Cu, W, Pt, Au, Pd and other like refractory metals.
- the contacts are formed using conventional lithography and deposition processes well known to those skilled in the art.
Abstract
Description
- 1. Field of the Invention
- The present invention is directed to metal oxide semiconductor (MOS) devices such as metal oxide semiconductor capacitors (MOSCAPs), complementary metal oxide semiconductor (CMOS) field effect transistors (FETs) and bipolar transistors such as lateral pnp devices, and in particular to an improved design for MOS devices which enhances the reliability of the same. The MOS devices of the present invention have improved reliability since substantially little or no oxide breakdown at the Rx corner or edge occurs during device biasing.
- 2. Background of the Invention
- A major factor that inhibits prior art MOS devices such as MOSCAPs is the overlap of the gate polysilicon and the RX edge of the semiconducting substrate. The term “Rx edge” is used herein to denote the area of the semiconducting material which is bounded by the shallow trench isolation (STI) region. A typical prior art MOSCAP structure is shown in FIGS. 1(a)-(b). Specifically, FIG. 1(a) is a top view of a prior art MOSCAP structure, whereas FIG. 1(b) is a cross-sectional view of the same structure. In such structures, the shallow trench isolation (STI) corner or Rx edge region (hereinafter referred to as just the Rx edge) becomes an emitter of hot electrons when the base plate becomes negatively biased. These hot electrons degrade the oxide reliability.
- The above overlap problem is not something that can be typically avoided since the prior art requires the same for eliminating the possibility of damaging the gate oxide when contacting the gate polysilicon with a metal contact.
- For STI designs, the contact problem is alleviated by placing the gate polysilicon over the Rx edge so that the gate can be contacted over the trench oxide. This design, however, results in a less reliable MOSCAP structure due to the high electrical field formed at the Rx edge when the bottom plate of the MOSCAP is biased negative. The resulting device is thus unreliable due to a greater potential for oxide breakdown at the Rx edge.
- FIG. 2 shows another prior art MOS device. Specifically, FIG. 2 illustrates a top view of a prior art field effect transistor (FET) design. In this figure, the gate polysilicon also overlaps the Rx edge; therefore the above problem exists for this prior art FET design as well.
- In view of the above mentioned drawback with prior art MOS designs, there is a need for a new MOS device which eliminates the overlap of the gate polysilicon with the Rx edge of the device. Such a design would allow for fabricating MOS devices which have a greater reliability than those currently be used.
- One object of the present invention is to provide a highly reliable MOS device which eliminates the thin oxide areas over STI corners, i.e. the Rx edge.
- Another object of the present invention is to design a MOS device which provides a solution for contacting the gate polysilicon over an Rx structure.
- A further object of the present invention is to design a MOS device which has improved series resistance to the doped gate region of the device.
- These and other objects and advantages are met by utilizing a MOS device which comprises: a semiconducting substrate; a first doped region formed in said semiconducting substrate; a dielectric region formed on said first doped region, wherein said dielectric region has a substantially thicker portion comprising a nitride pad formed over a screen oxide layer; a gate region formed over said dielectric region, said gate region being doped with a n- or p-type dopant; and an electrical contact connected directly to said gate region over the substantially thicker portion of said dielectric region.
- The term “MOS device” is used herein to denote MOSCAP devices, FET devices, bipolar transistors such as lateral pnp devices as well as other MOS devices which contain a gate region for controlling the device.
- Another aspect of the present invention relates to a method of fabricating the above described MOS devices. Specifically, the method of the present invention comprises the steps of:
- (a) providing a MOS structure, said structure comprising a semiconducting substrate having a screen oxide formed on a portion of said semiconducting substrate;
- (b) implanting a first impurity region in said semiconducting substrate using said screen oxide as an implantation mask;
- (c) forming a nitride pad on said screen oxide;
- (d) removing portions of said nitride pad and said screen oxide, but leaving a stack region of said nitride pad and said screen oxide on said semiconducting substrate;
- (e) forming a dielectric layer abutting said stack region so as to form a dielectric region having a substantially thicker portion;
- (f) forming a gate region over said dielectric region;
- (g) patterning said gate region and said dielectric region so as to provide a structure having said gate region over said substantially thicker portion of said dielectric region;
- (h) doping said patterned gate region with a n- or p-type dopant; and
- (i) forming metal contacts on said doped gate region over said substantially thicker portion and over said first doped region.
- In one embodiment of the invention, step (h) occurs before the patterning step, i.e. between steps (f) and (g).
- FIGS.1(a)-(b) are top and side views, respectively, of a prior art MOSCAP device.
- FIG. 2 is a prior art FET design.
- FIGS.3(a)-(b) are top views of MOSCAP devices of the present invention; whereas FIG. 3(c) is a side view of both devices.
- FIG. 4 is a top view of a FET device of the present invention.
- FIG. 5 is a top view of a lateral pnp device of the present invention.
- FIGS.6(a)-(f) are cross-sectional views illustrating the process steps used in forming a MOSCAP device of the present invention.
- The present invention, which provides a reliable MOS device which exhibits little or no oxide breakdown at the Rx edge as well as a method for fabricating the same, will now be described in greater detail by referring to the drawings that accompany this application. It should be noted that in the accompanying drawings like elements or corresponding components are referred to by like reference numerals.
- Broadly speaking, the present invention provides a new MOS design which avoids the breakdown problem observed with prior art designs. Specifically, the MOS device of the present invention comprises a
semiconducting substrate 10; a firstdoped region 12 formed insemiconducting substrate 10; a dielectric region formed on said first doped region, wherein said dielectric region includes a dielectric layer abutting a substantially thicker portion composed of ascreen oxide 16 and anitride pad 18; agate region 22 formed over the dielectric region, saidgate region 22 being doped with a n- or p-type dopant; and anelectrical contact 24 connected directly to said gate region over the substantially thicker portion of said dielectric region. - Exemplary MOS devices of the present invention comprising the above components are shown in FIGS.3(a)-(c), 4 and 5. Specifically, FIGS. 3(a)-(b) are top views of MOSCAP devices of the present invention; whereas FIG. 3(c) is a side view of the MOSCAP devices of FIGS. 3(a)-(b). In FIG. 3(b), the nitride pad is a rectangular shaped strip contained within the Rx and under the gate region, while in FIG. 3(a), the nitride pad is square. FIG. 4 illustrates a top view of a FET device of the present invention and FIG. 5 illustrates a top view of a lateral pnp device of the present invention. Common to all these devices is that the active device regions are within the Rx perimeter; therefore the devices of the present invention are more reliable than prior art devices since they exhibit little or no oxide breakdown at the Rx edge.
- In FIG. 3(c),
region 12 represents the bottom plate of the capacitor andgate region 22 represents the top plate of the capacitor. As illustrated, the MOSCAP comprises asemiconducting substrate 10 having shallow trench isolation (STI)regions 14 therein. The lower plate, i.e. first dopedregion 12, of the capacitor is formed in areas abuttingSTI regions 14. The active device region, i.e. capacitor comprisingdielectric layer 20,screen oxide 16,nitride pad 18 and dopedgate region 22, is formed between the STI regions.Metal contacts 24T (top plate contact) and 24B (bottom plate contact) are shown connected to dopedgate region 22 over the substantially thicker portion and to first dopedregion 12, respectively. - In FIG. 4, first
doped region 12 comprises two distinct regions. These regions represent the source 12 s/drain 12 d regions of the FET device. The active deviceregion comprising layers semiconducting substrate 10 between the source/drain regions. - In FIG. 5,
region 12 comprises an emitter region 12 e and a collector region 12 c which are formed insemiconducting substrate 10. Above emitter region 12 e is found the active device region of the device which compriseslayers - The process used in forming each of the above described CMOS devices will now be described in detail by referring to FIGS.6(a)-(f). It should be noted that although reference is made to fabricating a MOSCAP device, the same basic steps apply in forming the other devices. The main difference being that instead of forming a single doped
region 12 withinsemiconducting substrate 10, two distinct doped regions are formed using conventional processes well known to those skilled in the art. - Turning to FIG. 6(a), there is shown a
semiconducting substrate 10 which containsSTI regions 14 embedded therein as well as ascreen oxide layer 16 which covers portions ofsemiconducting substrate 10 not containing the STI regions. -
Semiconducting substrate 10 employed in the present invention comprises any semiconducting material including, but not limited to: Si, Ge, SiGe, SiCGe, Ga, GaAs, InAs, InP and all other III/V compounds. Of these semiconducting materials, it is highly preferred thatsemiconducting substrate 10 be composed of Si. The semiconducting material may be doped, undoped or contain doped and undoped regions. - The structure shown in FIG. 6(a) is fabricated using conventional processes well known to those skilled in the art. For example,
STI regions 14 are fabricated using lithography and dry etching to provide a shallow trench region in the surface ofsemiconducting substrate 10. The shallow trench region is filled with a dielectric material such as tetraethylorthosilicate (TEOS) and densified. A liner material may optionally be formed in the trench prior to filling the trench with TEOS. The resist used in the lithography step is removed and thereafter the structure is planarized using conventional planarization processes such as reactive-ion etching (RIE), chemical-mechanical polishing (CMP) or grinding. -
Screen oxide layer 16 is formed on the surface ofsemiconducting substrate 10 by using a thermal oxidation process which is capable of growing a thin oxide layer on the surface thereof. In accordance with the present invention, the screen oxide is used as an implantation mask in a subsequent implantation process. Alternatively, the screen oxide layer can be formed by patterning the structure with a suitable resist and then depositing an oxide-containing material such as SiO2 on the exposed surface ofsemiconducting substrate 10 using conventional deposition techniques such as chemical vapor deposition (CVD), plasma enhanced CVD, sputtering and other like deposition processes. - Notwithstanding which technique is employed in forming the screen oxide layer,
screen oxide layer 16 has a final thickness of from about 20 to about 200 Å. More preferably, the final thickness of the screen oxide layer is from about 60 to about 100 Å. - Next, as illustrated in FIG. 6(b), first
doped region 12 is formed using conventional implantation techniques that are well known in the art. Although a single doped region is illustrated, it is also within the contemplation of the present invention to provide discrete doped regions in the surface of the semiconducting substrate. Such an embodiment is particularly useful when FET devices and pnp devices are being fabricated. - Ion implantation is carried out utilizing a conventional ion beam apparatus that is capable of operating at an energy of from about 5 to about 800 KeV and an ion dosage of from about 1×1012 to about 1×1021 atoms/cm2. The ions are typically implanted to a depth of from about 5 to about 200 nm within the semiconducting substrate. N- or p-type dopant atoms can be implanted in the surface of
semiconducting substrate 10. - After ion implantation,
nitride pad layer 18 is formed on the surface ofscreen oxide 16 using conventional deposition processes well known to those skilled in the art including, but not limited to: CVD, plasma-enhanced CVD, sputtering and other like deposition processes. Suitable materials used in formingnitride pad layer 18 include: TiN, Si3N4 and TaN. In a highly preferred embodiment of the present invention, Si3N4 is used in forming the nitride pad layer. The thickness of the nitride pad formed in the present invention is from about 20 to about 1000 Å. More preferably, the thickness of the pad nitride layer is from about 500 to about 600 Å. - The nitride pad and screen oxide are then patterned and etched so as to leave a stack region of the same between the STI regions. Specifically, a conventional photoimageable resist is employed to pattern the nitride pad layer and the screen oxide layer and the patterned portions are removed using a conventional dry etching technique such as RIE or plasma etching. The structure containing the stack region of
nitride pad 18 andscreen oxide 16 is shown in FIG. 6(c). - Next, as shown in FIG. 6(d), a
dielectric layer 20 is formed on portions of the semiconducting surface, not containing the STI regions, but abutting the stack region. The dielectric layer may be thermally grown using conventional thermal oxidation conditions well known in the art, or it can be deposited by conventional techniques such as CVD, plasma enhanced CVD, sputtering, spin-on coating and other like deposition techniques. Suitable dielectric materials that can be employed in the present invention are typical insulating materials including, but not limited to: oxides, nitrides, diamond, diamond-like carbon, paralene polymers, silicon polymers and other like materials. In a preferred embodiment of the present invention, the dielectric layer is a thermally grown oxide layer. - The thickness of the
dielectric layer 20 abutting the stack region is typically of from about 30 to about 200 Å. More preferably, the thickness ofdielectric layer 20 is from about 50 to about 100 Å. It should be noted herein that from now ondielectric layer 20 as well aslayers layers - A
gate material 22 is then formed on the entire structure shown in FIG. 6(d) and the gate region is patterned forming the structure shown in FIG. 6(e). Suitable gate materials employed in the present invention include: polysilicon; perovskite-type oxides such as barium strontium titanate; conductive metals, i.e. Pt, W, Cu, etc; and other like gate materials. - The gate material is formed on the structure using conventional deposition processes including, but not limited to: CVD, plasma enhanced CVD, sputtering, spin-on coating and like deposition processes. Patterning of the gate material is carried out using lithography and dry etching. It is noted that this patterning step also removes a portion of
dielectric layer 20 thereby providing exposed regions for forming a contact with firstdoped region 12. - Before or after patterning the gate material, the patterned gate region of FIG. 6(e) is subjected to a second ion implantation step. Specifically, the gate material is usually heavily doped with a n- or p-type dopant. Examples of the same include: boron for p-type dopants and arsenic or phosphorous for n-type dopants. The structure containing doped
gate region 22 is shown in - FIG.6(f). The area is cross-hatched to emphasize that it is now a doped region.
- FIG. 3(b) represents the final steps employed in the present invention. As shown therein, electrical contacts 24 (T&B) are formed on doped
gate region 22 over the substantially thicker portion, i.e. stack region, as well as on an exposed surface ofsemiconducting substrate 10. The electrical contacts are composed of a conductive material such as Al, Cu, W, Pt, Au, Pd and other like refractory metals. The contacts are formed using conventional lithography and deposition processes well known to those skilled in the art. - While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and detail may be made without departing from the spirit and scope of the present invention.
Claims (29)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/247,275 US6420747B2 (en) | 1999-02-10 | 1999-02-10 | MOSCAP design for improved reliability |
KR1020000005926A KR100342288B1 (en) | 1999-02-10 | 2000-02-09 | Moscap design for improved reliability |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/247,275 US6420747B2 (en) | 1999-02-10 | 1999-02-10 | MOSCAP design for improved reliability |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020017693A1 true US20020017693A1 (en) | 2002-02-14 |
US6420747B2 US6420747B2 (en) | 2002-07-16 |
Family
ID=22934310
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/247,275 Expired - Lifetime US6420747B2 (en) | 1999-02-10 | 1999-02-10 | MOSCAP design for improved reliability |
Country Status (2)
Country | Link |
---|---|
US (1) | US6420747B2 (en) |
KR (1) | KR100342288B1 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050200637A1 (en) * | 2003-04-07 | 2005-09-15 | Silverbrook Research Pty Ltd | Method of printing a voucher based on geographical location |
US20050206944A1 (en) * | 2002-12-02 | 2005-09-22 | Silverbrook Research Pty Ltd | Cartridge having one-time changeable data storage for use in a mobile device |
US20060251458A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Mobile device that commences printing before reading all of the first coded data on a print medium |
US20060250483A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Print medium with lateral data track used in lateral registration |
US20060252456A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Mobile device with printhead for receiving data via modulate light signal |
US20060250640A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Method of reading coded data from a print medium before printing |
US20080161046A1 (en) * | 2005-05-09 | 2008-07-03 | Silverbrook Research Pty Ltd. | Mobile Telecommunications Device Having Dual Drive Shafts |
US20090067002A1 (en) * | 1999-12-01 | 2009-03-12 | Silverbrook Research Pty Ltd | Method of authenticating print media using a mobile telephone |
US20090088209A1 (en) * | 2005-05-09 | 2009-04-02 | Silverbrook Research Pty Ltd | Mobile phone cradle assembly |
US20090256869A1 (en) * | 2005-05-09 | 2009-10-15 | Silverbrook Research Pty Ltd | Mobile Device With Printer |
US20090273628A1 (en) * | 2005-05-09 | 2009-11-05 | Silverbrook Research Pty Ltd | Clock Signal Extracting During Printing |
US20100002043A1 (en) * | 2005-05-09 | 2010-01-07 | Silverbrook Research Pty Ltd | Print cartridge with single drive shaft and opposing media guide |
US20100013900A1 (en) * | 2005-05-09 | 2010-01-21 | Silverbrook Research Pty Ltd | Device With A Printhead And Media Drive Shaft |
US20100081471A1 (en) * | 1998-11-09 | 2010-04-01 | Silverbrook Research Pty Ltd | Mobile Telecommunications Device Having Printhead |
US20100110139A1 (en) * | 2005-05-09 | 2010-05-06 | Silverbrook Research Pty Ltd | Mobile Device With A Printhead And A Capper Actuated By Contact With The Media To Be Printed |
US20100149582A1 (en) * | 1999-12-01 | 2010-06-17 | Silverbrook Research Pty Ltd | Printing on Pre-Tagged Media |
US20100182648A1 (en) * | 2005-05-09 | 2010-07-22 | Silverbrook Research Pty Ltd | Determine movement of a print medium relative to a mobile device |
US20100234067A1 (en) * | 1999-05-25 | 2010-09-16 | Silverbrook Research Pty Ltd | Mobile telephonehaving internal inkjet printhead arrangement and an optical sensing arrangement |
US20100245505A1 (en) * | 2002-12-02 | 2010-09-30 | Silverbrook Research Pty Ltd. | Ink usage tracking in a print cartridge |
US8020002B2 (en) | 2005-05-09 | 2011-09-13 | Silverbrook Research Pty Ltd | Method of authenticating print medium using printing mobile device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2443677B (en) * | 2006-11-07 | 2011-06-08 | Filtronic Compound Semiconductors Ltd | A capacitor |
KR20090017857A (en) * | 2007-08-16 | 2009-02-19 | 삼성전자주식회사 | Nonvolatile memory device including gate conductive layer having perovskite structure and method of fabricating the same |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3597667A (en) * | 1966-03-01 | 1971-08-03 | Gen Electric | Silicon oxide-silicon nitride coatings for semiconductor devices |
US3865649A (en) | 1972-10-16 | 1975-02-11 | Harris Intertype Corp | Fabrication of MOS devices and complementary bipolar transistor devices in a monolithic substrate |
US4001869A (en) | 1975-06-09 | 1977-01-04 | Sprague Electric Company | Mos-capacitor for integrated circuits |
US4295264A (en) | 1975-12-29 | 1981-10-20 | Texas Instruments Incorporated | Method of making integrated circuit MOS capacitor using implanted region to change threshold |
US4214252A (en) | 1977-08-06 | 1980-07-22 | U.S. Philips Corporation | Semiconductor device having a MOS-capacitor |
US4212100A (en) * | 1977-09-23 | 1980-07-15 | Mos Technology, Inc. | Stable N-channel MOS structure |
US4639274A (en) | 1984-11-28 | 1987-01-27 | Fairchild Semiconductor Corporation | Method of making precision high-value MOS capacitors |
US4737830A (en) | 1986-01-08 | 1988-04-12 | Advanced Micro Devices, Inc. | Integrated circuit structure having compensating means for self-inductance effects |
US4758873A (en) | 1986-05-16 | 1988-07-19 | National Semiconductor Corporation | Balanced MOS capacitor with low stray capacitance and high ESD survival |
JPH01283863A (en) | 1988-05-10 | 1989-11-15 | Nec Corp | Mos type semiconductor device |
US5006480A (en) | 1988-08-08 | 1991-04-09 | Hughes Aircraft Company | Metal gate capacitor fabricated with a silicon gate MOS process |
JPH04372149A (en) | 1991-06-21 | 1992-12-25 | Nec Corp | Semiconductor integrated circuit |
JPH057003A (en) * | 1991-06-27 | 1993-01-14 | Toshiba Corp | Semiconductor device |
JPH05243485A (en) * | 1992-01-27 | 1993-09-21 | Nec Corp | Manufacture of semiconductor device |
US5264723A (en) | 1992-04-09 | 1993-11-23 | At&T Bell Laboratories | Integrated circuit with MOS capacitor for improved ESD protection |
US5648281A (en) | 1992-09-21 | 1997-07-15 | Siliconix Incorporated | Method for forming an isolation structure and a bipolar transistor on a semiconductor substrate |
US5525533A (en) | 1993-06-03 | 1996-06-11 | United Technologies Corporation | Method of making a low voltage coefficient capacitor |
US5341009A (en) | 1993-07-09 | 1994-08-23 | Harris Corporation | Fast charging MOS capacitor structure for high magnitude voltage of either positive or negative polarity |
JP3025733B2 (en) | 1993-07-22 | 2000-03-27 | 三洋電機株式会社 | Semiconductor integrated circuit device |
JP2786104B2 (en) | 1994-02-28 | 1998-08-13 | 日本電気株式会社 | Semiconductor device |
US5596207A (en) | 1994-04-08 | 1997-01-21 | Texas Instruments Incorporated | Apparatus and method for detecting defects in insulative layers of MOS active devices |
US5608258A (en) * | 1995-03-16 | 1997-03-04 | Zilog, Inc. | MOS precision capacitor with low voltage coefficient |
KR0144242B1 (en) * | 1995-07-21 | 1998-07-01 | 김광호 | Crack prevention structure of MOS capacitor of semiconductor memory device |
US6087696A (en) * | 1998-05-28 | 2000-07-11 | Lattice Semiconductor Corp. | Stacked tunneling dielectric technology for improving data retention of EEPROM cell |
-
1999
- 1999-02-10 US US09/247,275 patent/US6420747B2/en not_active Expired - Lifetime
-
2000
- 2000-02-09 KR KR1020000005926A patent/KR100342288B1/en not_active IP Right Cessation
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100081471A1 (en) * | 1998-11-09 | 2010-04-01 | Silverbrook Research Pty Ltd | Mobile Telecommunications Device Having Printhead |
US8277044B2 (en) | 1999-05-25 | 2012-10-02 | Silverbrook Research Pty Ltd | Mobile telephonehaving internal inkjet printhead arrangement and an optical sensing arrangement |
US20100234067A1 (en) * | 1999-05-25 | 2010-09-16 | Silverbrook Research Pty Ltd | Mobile telephonehaving internal inkjet printhead arrangement and an optical sensing arrangement |
US20110098084A1 (en) * | 1999-12-01 | 2011-04-28 | Silverbrook Research Pty Ltd | Mobile phone with retractable stylus |
US20090067002A1 (en) * | 1999-12-01 | 2009-03-12 | Silverbrook Research Pty Ltd | Method of authenticating print media using a mobile telephone |
US20100149582A1 (en) * | 1999-12-01 | 2010-06-17 | Silverbrook Research Pty Ltd | Printing on Pre-Tagged Media |
US20050206944A1 (en) * | 2002-12-02 | 2005-09-22 | Silverbrook Research Pty Ltd | Cartridge having one-time changeable data storage for use in a mobile device |
US20100245505A1 (en) * | 2002-12-02 | 2010-09-30 | Silverbrook Research Pty Ltd. | Ink usage tracking in a print cartridge |
US20050200637A1 (en) * | 2003-04-07 | 2005-09-15 | Silverbrook Research Pty Ltd | Method of printing a voucher based on geographical location |
US20060250640A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Method of reading coded data from a print medium before printing |
US20090273628A1 (en) * | 2005-05-09 | 2009-11-05 | Silverbrook Research Pty Ltd | Clock Signal Extracting During Printing |
US20100002043A1 (en) * | 2005-05-09 | 2010-01-07 | Silverbrook Research Pty Ltd | Print cartridge with single drive shaft and opposing media guide |
US20100013900A1 (en) * | 2005-05-09 | 2010-01-21 | Silverbrook Research Pty Ltd | Device With A Printhead And Media Drive Shaft |
US20090256869A1 (en) * | 2005-05-09 | 2009-10-15 | Silverbrook Research Pty Ltd | Mobile Device With Printer |
US20100110139A1 (en) * | 2005-05-09 | 2010-05-06 | Silverbrook Research Pty Ltd | Mobile Device With A Printhead And A Capper Actuated By Contact With The Media To Be Printed |
US20090088209A1 (en) * | 2005-05-09 | 2009-04-02 | Silverbrook Research Pty Ltd | Mobile phone cradle assembly |
US20100182648A1 (en) * | 2005-05-09 | 2010-07-22 | Silverbrook Research Pty Ltd | Determine movement of a print medium relative to a mobile device |
US20080161046A1 (en) * | 2005-05-09 | 2008-07-03 | Silverbrook Research Pty Ltd. | Mobile Telecommunications Device Having Dual Drive Shafts |
US20060252456A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Mobile device with printhead for receiving data via modulate light signal |
US20060250483A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Print medium with lateral data track used in lateral registration |
US8020002B2 (en) | 2005-05-09 | 2011-09-13 | Silverbrook Research Pty Ltd | Method of authenticating print medium using printing mobile device |
US20060251458A1 (en) * | 2005-05-09 | 2006-11-09 | Silverbrook Research Pty Ltd | Mobile device that commences printing before reading all of the first coded data on a print medium |
Also Published As
Publication number | Publication date |
---|---|
KR100342288B1 (en) | 2002-07-02 |
KR20000076630A (en) | 2000-12-26 |
US6420747B2 (en) | 2002-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6420747B2 (en) | MOSCAP design for improved reliability | |
US6110787A (en) | Method for fabricating a MOS device | |
US6420250B1 (en) | Methods of forming portions of transistor structures, methods of forming array peripheral circuitry, and structures comprising transistor gates | |
US5405790A (en) | Method of forming a semiconductor structure having MOS, bipolar, and varactor devices | |
US6936507B2 (en) | Method of forming field effect transistors | |
US6274419B1 (en) | Trench isolation of field effect transistors | |
US7741164B2 (en) | Method for fabricating SOI device | |
US10446435B2 (en) | Local trap-rich isolation | |
EP1320878B1 (en) | Process for the fabrication of mosfet depletion devices, silicided source and drain junctions | |
US5675176A (en) | Semiconductor device and a method for manufacturing the same | |
KR20020001535A (en) | Fully encapsulated damascene gates for gigabit drams | |
US6271577B1 (en) | Transistor and method | |
US6780695B1 (en) | BiCMOS integration scheme with raised extrinsic base | |
US6483148B2 (en) | Self-aligned elevated transistor | |
US6300172B1 (en) | Method of field isolation in silicon-on-insulator technology | |
EP1225628B1 (en) | CMOS capacitor fabrication | |
JP3441259B2 (en) | Semiconductor device | |
US6214690B1 (en) | Method of forming a semiconductor device having integrated electrode and isolation region formation | |
US20010046744A1 (en) | Transistor with reduced series resistance junction regions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:COOLBAUGH, DOUGLAS DUANE;DUNN, JAMES STUART;GEISS, PETER JOHN;AND OTHERS;REEL/FRAME:009766/0836 Effective date: 19990209 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |