US20020020891A1 - High voltage mos devices with high gated-diode breakdown voltage and punch-through voltage - Google Patents
High voltage mos devices with high gated-diode breakdown voltage and punch-through voltage Download PDFInfo
- Publication number
- US20020020891A1 US20020020891A1 US08/920,377 US92037797A US2002020891A1 US 20020020891 A1 US20020020891 A1 US 20020020891A1 US 92037797 A US92037797 A US 92037797A US 2002020891 A1 US2002020891 A1 US 2002020891A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- implant
- channel
- voltage
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015556 catabolic process Effects 0.000 title claims description 12
- 239000007943 implant Substances 0.000 claims abstract description 110
- 230000000694 effects Effects 0.000 claims abstract description 18
- 230000002441 reversible effect Effects 0.000 claims abstract description 13
- 238000004519 manufacturing process Methods 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 25
- 230000015654 memory Effects 0.000 claims description 15
- 238000000151 deposition Methods 0.000 claims description 13
- 239000000758 substrate Substances 0.000 claims description 12
- 239000000463 material Substances 0.000 claims description 10
- 239000002019 doping agent Substances 0.000 claims description 8
- 238000002513 implantation Methods 0.000 claims description 8
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 6
- 229910052796 boron Inorganic materials 0.000 claims description 6
- 230000036039 immunity Effects 0.000 claims description 5
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000009792 diffusion process Methods 0.000 claims description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 2
- 229910052698 phosphorus Inorganic materials 0.000 claims description 2
- 239000011574 phosphorus Substances 0.000 claims description 2
- 230000000903 blocking effect Effects 0.000 claims 1
- 238000005516 engineering process Methods 0.000 description 16
- 238000002955 isolation Methods 0.000 description 9
- 230000003647 oxidation Effects 0.000 description 8
- 238000007254 oxidation reaction Methods 0.000 description 8
- 238000013461 design Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000008094 contradictory effect Effects 0.000 description 2
- 125000001475 halogen functional group Chemical group 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
Definitions
- the present invention relates to integrated circuits, and more particularly to high voltage CMOS transistors.
- CMOS logic A general trend in CMOS logic is to provide smaller transistors with minimum feature sizes and lower power supply voltages. This scaling of CMOS transistors allows for the incorporation of more devices onto the same area of silicon. It also allows for lower power operations and greater reliability because the electric field is reduced. As the power supply voltage is scaled down, peripheral requirements of the transistors such as field isolation, junction breakdown voltages, and punch-through voltages are also reduced.
- CMOS technologies particularly those involving nonvolatile memory such as EEPROM, EPROM, Flash, antifuse technologies, and the like, require the use of high voltages internally.
- PLDs programmable logic devices
- some programmable logic devices include nonvolatile memories that use high voltages for programming and erasing the memories. Altera Corporation in San Jose, Calif. produces some exemplary PLDs with this characteristic.
- these devices use high voltages ranging from about 9 volts to about 16 volts. These high voltages are used for programming and erasing the programmable memory cells. High voltages may also be used to improve the performance of the speed path of the integrated circuit.
- the high voltage requirements of these technologies do not scale as easily as their counterparts in logic CMOS technology. For example, some of these technologies use the same 9 to 16 volt range of high voltage to program and erase memory cells, even if the supply voltage is scaled down. Therefore, the requirements for high junction breakdown voltages, high transistor punch-through voltages, and high field isolation voltages continue to exist even when the transistor feature sizes are reduced.
- CMOS devices are integrated with nonvolatile CMOS memory devices.
- simultaneous high voltage and low voltage requirements exist.
- These simultaneous requirements are often contradictory.
- high voltage transistors with high junction breakdown characteristics and high punch-through characteristics are needed to pass the high voltage.
- the transistor should have low channel doping to minimize the so-called body effect.
- these contradictory high voltage requirements were met using long channel length transistors.
- L eff effective channel length
- the native high voltage transistors in the set should preferably maintain high punch-through characteristics.
- the transistors in the set will have the same minimum channel length. Designing all the transistors in the set to the same minimum channel length allows the design rules to be simpler, provides matching devices, simplifies the modeling of the transistors, and allows layout in a smaller area than long channel devices. It is desirable that such technologies be useful for 0.35 ⁇ m effective channel length process technology and beyond. Further, the techniques to obtain these devices are preferably implemented without using any additional masks.
- the present invention provides an improved transistor for an integrated circuit.
- the transistor comprises source and drain regions in a substrate defining a channel region between them.
- the source and drain regions are separated by a channel length.
- a plurality of pocket implants also known as “halo implants,” extend into the channel region between the source region and the drain region to cause a reverse short channel effect for the transistor.
- the present invention also provides a method of fabricating an integrated circuit comprising the steps of depositing a field implant, depositing a well implant, and depositing an enhancement implant, wherein the steps of depositing a field implant, depositing a well implant, and depositing an enhancement implant are done using a single mask.
- FIG. 1A shows a cross-section of a low voltage NMOS transistor
- FIG. 1B shows a cross-section of a low voltage PMOS transistor
- FIG. 2A shows a cross-section of a native NMOS transistor
- FIG. 2B shows a cross-section of a native PMOS transistor
- FIG. 3 shows a cross-section of a transistor with pocket implants
- FIG. 4 shows a cross-section of a transistor with merged pocket implants
- FIG. 5 is a graph of the channel doping characteristics of a typical transistor with pocket implants
- FIG. 6 is a diagram of circuitry for use in a voltage pump using transistors of the present invention.
- FIG. 7 is a diagram of circuitry for use in a memory using transistors of the present invention.
- FIG. 8 is a flow diagram of a technique for making a device of the present invention.
- FIG. 1A shows a cross-section of a low voltage NMOS transistor 100 .
- Transistor 100 has source/drain regions 105 made of n+ material and a polysilicon gate region 110 . Operation of such a device is well known to those of skill in the art.
- Transistor 100 includes field implants 120 adjacent to the edge of each source-drain region 105 .
- an enhancement implant 130 is formed in a channel region 135 of the transistor. Enhancement implant 130 is located close to the surface of the substrate and is used to adjust the magnitude of the threshold voltage V t of the transistor to be about 0.50 volts to 0.70 volts.
- the transistor also has a well implant 140 of p-type material to control the body doping concentration of the device.
- An isolation region 150 electrically isolates individual devices from one another.
- FIG. 1B shows a cross-section of a low voltage PMOS transistor 160 .
- Source/drain regions 105 are implanted or doped with p+ ions, and well implant 140 is of n-type material.
- well implant 140 is of n-type material.
- the operational physics of a PMOS transistor is the complement of that used to describe the operation of an NMOS transistor. It is understood that the principles of the present invention apply to both NMOS and PMOS type devices.
- Typical enhancement transistors 100 and 160 may not be capable of handling the high voltages needed for some applications, such as interfacing with non-volatile memory cells.
- the breakdown voltage of source/drain region 105 is limited by enhancement implant 130 and well implant 140 .
- the breakdown voltage is limited by field implant 120 .
- transistors 100 and 160 are used as high voltage pass gates, the maximum amount of high voltage that can pass from drain to source is limited by the body effect due to enhancement implant 130 and the doping level of well implant 140 .
- the doping level of well implant 140 can be adjusted to control the punch-through resistance and the latch-up immunity of transistors 100 and 160 .
- Transistors 100 and 160 may be optimized by controlling the properties of well implant 140 , enhancement implant 130 , and field implant 120 .
- FIG. 2A shows a cross-section of a native NMOS transistor 200 .
- FIG. 2B shows a cross-section of a native PMOS transistor 250 .
- transistor will be recognized by one of skill in the art that the principles discussed in the present invention apply to both NMOS and PMOS transistors 200 and 250 .
- the term transistor will be used to apply to both NMOS and PMOS transistors.
- the term “native transistor” refers to a transistor is not implanted with the enhancement implant. The absence of the enhancement implant reduces the body effect of the transistor. This results in the native transistor having a low V t , typically about 0 volts.
- the term “native translator” also refers to a low V t transistor (e.g., V t of about 0 volts to 0.2 volts) or a transistor with low channel doping.
- field implants 120 in native transistors 200 and 250 are offset from source/drain regions 105 .
- This offset allows native transistors 200 and 250 to support a high drain breakdown voltage when the gate voltage on gate region 110 is high.
- the amount of offset between field implant 120 and the source/drain regions 105 determines the maximum drain breakdown voltage the device can support.
- the offset is very large, the gated diode breakdown voltage of the junction approaches that of a pure junction.
- the reduction or elimination of enhancement implant 130 also increases the drain breakdown voltage at zero-volt bias on gate region 110 .
- transistors 200 and 250 may not be practical for this purpose when the channel length is scaled down. This is due to the fact that transistor 200 is susceptible to source and drain punch-through as the voltage between source and drain increases. A partial solution to this is to use a longer channel length device. However, the use of a long channel device as technology is scaled down to 0.35 ⁇ m and beyond is costly due to the extra space required for layout. Furthermore, modeling may become more difficult since separate models need to be generated for the longer channel devices. In addition, native devices and transistors are available when separate V t implant and field implant masks are in the process flow for a technology. However, the trend of using retrograded wells, with implants through the field oxide, will not afford the separate masking steps necessary to provide for native devices as described.
- FIG. 3 illustrates a cross-section of a transistor 300 with pocket implants.
- Pocket implants also known as “halo implants,” increase the punch-through voltage of a transistor (native or enhancement).
- Pocket implants may be formed of n-type material or p-type material.
- the pocket implant is of the opposite polarity from that of source/drain regions 105 . Consequently, a PMOS transistor has n-type pocket implants, while an NMOS transistor has p-type pocket implants.
- Transistor 300 is similar to native transistors 200 and 250 with the addition of two pocket implants 310 .
- Pocket implants 310 may be implemented through large angle implantation. They surround the junctions of source/drain regions 105 . Pocket implants 310 may be of n-type material or p-type material, depending upon whether transistor 300 is a PMOS or NMOS transistor, respectively.
- Pocket implants 310 are optimized in conjunction with lightly doped drain (LDD) processing. Pocket implants 310 act to reduce the subthreshold leakage current in the transistor since they effectively increase the potential barrier height between source/drain regions 105 and channel region 135 .
- LDD lightly doped drain
- FIG. 4 shows a cross-section of a high voltage transistor 400 formed by the technique of the present invention.
- Transistor 400 has gate region 110 , and two source/drain regions 105 separated by a channel region 135 .
- An isolation region 150 separates transistor 400 from other devices in the integrated circuit.
- Field implants 120 are offset from source/drain regions 105 as described above.
- Mask region 410 is the mask area defined for formation of well 140 .
- Well 140 , field implant 120 , and enhancement region 130 (for enhancement transistors) can be formed by implanting at different energy levels, using only the mask defining mask region 140 .
- Transistor 400 also has two pocket implants 310 at the junctions between channel region 135 and source/drain regions 105 .
- transistor 400 has a short channel.
- pocket implants 310 begin to merge together.
- the merging of pocket implants 310 cause the threshold voltage V t of transistor 400 to change.
- V t is increased. This effect is known as a “reverse short channel effect.” This increase in V t increases the punch-through voltage over that of a long channel device.
- FIG. 5 is a graph showing the channel doping profile of transistor 400 and illustrates the reverse short channel effect.
- the graph plots the voltage threshold V t against the effective length L eff of channel region 135 .
- V t is relatively constant.
- This area of higher V t is due to the reverse short channel effect, and is shown in FIG. 5 as region 510 .
- the amount of lateral diffusion can be adjusted to optimize the reverse short channel effect for the technology being used.
- the channel length is 0.35 ⁇ m. As process technology improves, channel lengths will likely become less than 0.35 ⁇ m, such as 0.25 ⁇ m, 0.18 ⁇ m, 0.18 ⁇ m, 0.15 ⁇ m, 0.10 ⁇ m or even less. The principles of the present invention will be applicable in cases with shorter channel lengths. Therefore, in the specific embodiment, pocket implants 310 are optimized such that the apex in region 510 of the graph is at the 0.35 ⁇ m channel length. In technologies with different channel lengths, the pocket implants may be optimized accordingly.
- FIG. 6 shows typical circuitry for use in a voltage pump design.
- the circuitry includes two transistors 400 having the short channel length of the present invention and a capacitor 610 .
- Transistors 400 are connected in a diode fashion and placed in series with one another.
- Capacitor 610 is coupled between the input to the series of transistors 400 and a charging node 620 .
- an input pulse is introduced at charging node 620 .
- a high voltage node 630 is “pumped” to a desired high voltage. Therefore, transistors 400 are subject to the stress of a high voltage at high voltage node 630 , and should be able to tolerate the stress.
- FIG. 7 shows a diagram of a memory cell design using two transistors 400 of the present invention. Transistors 400 are connected in series between V high and a memory cell element 710 . Transistors 400 are commonly selected with WL. When WL is asserted, transistors 400 pass the high voltage to memory cell element 710 .
- FIG. 8 is a flow diagram showing a technique for fabricating transistors of the present invention. Although a specific embodiment is shown, many of the steps can be substituted or combined with other fabrication techniques that are now known or may be developed in the future without departing from the spirit and scope of the present invention.
- isolation regions 150 are formed in the substrate.
- One purpose of isolation regions 150 is to electrically isolate individual devices from other devices sharing the same substrate. For example, if an NMOS transistor and a PMOS transistor are adjacent to each other, an isolation region may be formed between them to isolate one transistor from the other. Conductive layers are later formed to make desired electrical connections. Isolation regions 150 may be formed, for example, by field oxidation, Shallow Trench Isolation (STI), or Local Oxidation of Silicon (LOCOS), or other techniques.
- STI Shallow Trench Isolation
- LOCS Local Oxidation of Silicon
- p-type wells 140 are formed.
- the three types of implants may be done a common p-well mask.
- all three implants are not necessary for all types of devices.
- some native transistors do not have enhancement implant 130 .
- an NMOS transistor in a p-type substrate may not need a p-type well.
- Using a single p-well mask by varying the energy levels and dopants, any of the three elements are formed. Many different techniques may be used to do the actual implantation.
- the p-well implant may be done using retrograde well implantation.
- step 820 the previous step is repeated with an n-well mask for formation of n-type wells.
- An n-well mask is used in the formation of the n-type wells 140 , field implants 120 , and enhancement implants 130 for PMOS type devices.
- Well 140 , field implant 120 , and enhancement implant 130 may all be formed using the n-well mask.
- a gate oxidation (not shown) is formed in step 825 .
- the gate oxidation may be formed in one process step for a thin oxidation and two steps for a thick oxidation.
- a polysilicon layer is deposited and polysilicon gate region 110 is etched above the oxidation layer.
- n-type pocket implants 310 are formed for the PMOS devices.
- Pocket implants 310 may be formed by implanting ions into the substrate using gate region 110 as a mask. The implantation is preferably done at an angle. The implantation is laterally diffused to optimize the reverse short channel effect of pocket implants 310 . It is desirable that the maximum V t be provided for the channel length of the process being designed. Phosphorus, arsenic, or other n-type dopants may be used as the dopant for forming n-type pocket implants 310 .
- step 835 the first implant of source/drain regions are implanted may be completed.
- a light doping of p-type material is placed in the substrate using gate region 110 as a guide.
- LDD lightly doped drain
- LDD processing is well-known, and the details of this procedure will be understood by one of skill in the art. Though the specific embodiment uses LDD processing, other techniques may also be used that do not use a multi-step source/drain implanting process. In such cases, this portion of step 835 may be unnecessary.
- p-type pocket implants 310 are formed for the NMOS devices. These are formed using gate region 110 as a guide and implanting pocket implants 310 with a dopant. The implantation is preferably done at an angle and laterally diffused to optimize the reverse short channel effect of the transistor.
- the dopant may be, for example, boron.
- an additional blanket boron implant (with a preferred dose in the range of 10 11 cm ⁇ 2 ) is used to increase the channel doping of the native transistor. This provides a greater margin of punch-through immunity. The impact of this blanket boron doping on the p-channel transistors can be mitigated by slightly increasing the doping concentration of the n-well in step 820 . Such a technique will allow additional margin for transistor punch-through immunity.
- the first implant for LDD processing in the n-type devices is also accomplished in this step.
- step 845 spacers (not shown) are placed next to the gate. These spacers may be used to mask off a portion of the first drain implant. Then in steps 850 and 855 , the n-type and the p-type source/drain regions 105 are respectively formed with the second implant of the LDD process, using the gate with the spacers of step 845 as a guide.
- step 860 the contact metal layer is formed, followed by step 865 in which the via metal layer is formed.
Abstract
A method of fabricating CMOS devices suitable for high voltage and low voltage applications, while maintaining minimum channel lengths for the devices. In one embodiment, pocket implants (310) are formed in a minimum channel device causing a reverse channel effect. The reverse channel effect is optimized for the minimum channel length of the device. Field implants (120), enhancement implants (130), and wells (140) are all formed using a single mask.
Description
- This application claims the benefit of Provisional Patent application Ser. No. 60/024,927, filed Aug. 30, 1996, and Provisional Patent application Ser. No. 60/025,843 filed Sep. 6, 1996, both of which are incorporated herein by reference for all purposes.
- The present invention relates to integrated circuits, and more particularly to high voltage CMOS transistors.
- A general trend in CMOS logic is to provide smaller transistors with minimum feature sizes and lower power supply voltages. This scaling of CMOS transistors allows for the incorporation of more devices onto the same area of silicon. It also allows for lower power operations and greater reliability because the electric field is reduced. As the power supply voltage is scaled down, peripheral requirements of the transistors such as field isolation, junction breakdown voltages, and punch-through voltages are also reduced.
- However, some CMOS technologies, particularly those involving nonvolatile memory such as EEPROM, EPROM, Flash, antifuse technologies, and the like, require the use of high voltages internally. For example, some programmable logic devices (PLDs) include nonvolatile memories that use high voltages for programming and erasing the memories. Altera Corporation in San Jose, Calif. produces some exemplary PLDs with this characteristic.
- Typically, these devices use high voltages ranging from about 9 volts to about 16 volts. These high voltages are used for programming and erasing the programmable memory cells. High voltages may also be used to improve the performance of the speed path of the integrated circuit. The high voltage requirements of these technologies do not scale as easily as their counterparts in logic CMOS technology. For example, some of these technologies use the same 9 to 16 volt range of high voltage to program and erase memory cells, even if the supply voltage is scaled down. Therefore, the requirements for high junction breakdown voltages, high transistor punch-through voltages, and high field isolation voltages continue to exist even when the transistor feature sizes are reduced.
- In mixed-mode applications logic CMOS devices are integrated with nonvolatile CMOS memory devices. In these applications, simultaneous high voltage and low voltage requirements exist. These simultaneous requirements are often contradictory. For example, high voltage transistors with high junction breakdown characteristics and high punch-through characteristics are needed to pass the high voltage. At the same time, in order to efficiently pass the high voltage from source and drain, without significant voltage drop, the transistor should have low channel doping to minimize the so-called body effect. In previous generations of technology using looser design rules, these contradictory high voltage requirements were met using long channel length transistors. However, as the technology is scaled down to 0.35 μm effective channel length (Leff) and beyond, the cost and difficulty of integrating these high voltage transistors is increased.
- As can be seen, there is a need for high voltage tolerant transistors and devices, especially for use in integrated circuits where high voltages are used internally.
- It is desirable to provide a technique for obtaining a set of minimum channel length transistors in a CMOS technology for both high and low voltage use. The native high voltage transistors in the set should preferably maintain high punch-through characteristics. Preferably, the transistors in the set will have the same minimum channel length. Designing all the transistors in the set to the same minimum channel length allows the design rules to be simpler, provides matching devices, simplifies the modeling of the transistors, and allows layout in a smaller area than long channel devices. It is desirable that such technologies be useful for 0.35 μm effective channel length process technology and beyond. Further, the techniques to obtain these devices are preferably implemented without using any additional masks.
- Consequently, the present invention provides an improved transistor for an integrated circuit. The transistor comprises source and drain regions in a substrate defining a channel region between them. The source and drain regions are separated by a channel length. A plurality of pocket implants, also known as “halo implants,” extend into the channel region between the source region and the drain region to cause a reverse short channel effect for the transistor.
- The present invention also provides a method of fabricating an integrated circuit comprising the steps of depositing a field implant, depositing a well implant, and depositing an enhancement implant, wherein the steps of depositing a field implant, depositing a well implant, and depositing an enhancement implant are done using a single mask.
- A further understanding of the nature and advantages of the inventions herein may be realized by reference to the remaining portions of the specification and the attached drawings.
- FIG. 1A shows a cross-section of a low voltage NMOS transistor;
- FIG. 1B shows a cross-section of a low voltage PMOS transistor;
- FIG. 2A shows a cross-section of a native NMOS transistor;
- FIG. 2B shows a cross-section of a native PMOS transistor;
- FIG. 3 shows a cross-section of a transistor with pocket implants;
- FIG. 4 shows a cross-section of a transistor with merged pocket implants;
- FIG. 5 is a graph of the channel doping characteristics of a typical transistor with pocket implants;
- FIG. 6 is a diagram of circuitry for use in a voltage pump using transistors of the present invention;
- FIG. 7 is a diagram of circuitry for use in a memory using transistors of the present invention; and
- FIG. 8 is a flow diagram of a technique for making a device of the present invention.
- FIG. 1A shows a cross-section of a low
voltage NMOS transistor 100. This transistor would be used in the implementation of typical logic gates on an integrated circuit.Transistor 100 has source/drain regions 105 made of n+ material and apolysilicon gate region 110. Operation of such a device is well known to those of skill in the art.Transistor 100 includesfield implants 120 adjacent to the edge of each source-drain region 105. In addition, anenhancement implant 130 is formed in achannel region 135 of the transistor.Enhancement implant 130 is located close to the surface of the substrate and is used to adjust the magnitude of the threshold voltage Vt of the transistor to be about 0.50 volts to 0.70 volts. The transistor also has awell implant 140 of p-type material to control the body doping concentration of the device. Anisolation region 150 electrically isolates individual devices from one another. - FIG. 1B shows a cross-section of a low voltage PMOS transistor160. Source/
drain regions 105 are implanted or doped with p+ ions, and well implant 140 is of n-type material. As is well known to those of skill in the art, the operational physics of a PMOS transistor is the complement of that used to describe the operation of an NMOS transistor. It is understood that the principles of the present invention apply to both NMOS and PMOS type devices. -
Typical enhancement transistors 100 and 160 may not be capable of handling the high voltages needed for some applications, such as interfacing with non-volatile memory cells. When the gate voltage ongate 110 is low (i.e., zero volts), the breakdown voltage of source/drain region 105 is limited byenhancement implant 130 and well implant 140. On the other hand, when the gate voltage ongate 110 is high, the breakdown voltage is limited byfield implant 120. In addition, iftransistors 100 and 160 are used as high voltage pass gates, the maximum amount of high voltage that can pass from drain to source is limited by the body effect due toenhancement implant 130 and the doping level ofwell implant 140. The doping level ofwell implant 140 can be adjusted to control the punch-through resistance and the latch-up immunity oftransistors 100 and 160.Transistors 100 and 160 may be optimized by controlling the properties ofwell implant 140,enhancement implant 130, andfield implant 120. - FIG. 2A shows a cross-section of a
native NMOS transistor 200. FIG. 2B shows a cross-section of anative PMOS transistor 250. It will be recognized by one of skill in the art that the principles discussed in the present invention apply to both NMOS andPMOS transistors - Compared with a
typical enhancement transistor 100,field implants 120 innative transistors drain regions 105. This offset allowsnative transistors gate region 110 is high. The amount of offset betweenfield implant 120 and the source/drain regions 105 determines the maximum drain breakdown voltage the device can support. When the offset is very large, the gated diode breakdown voltage of the junction approaches that of a pure junction. The reduction or elimination ofenhancement implant 130 also increases the drain breakdown voltage at zero-volt bias ongate region 110. - It is desirable to provide a transistor that supports high drain breakdown voltage for any bias voltage on
gate region 110. However,transistors transistor 200 is susceptible to source and drain punch-through as the voltage between source and drain increases. A partial solution to this is to use a longer channel length device. However, the use of a long channel device as technology is scaled down to 0.35 μm and beyond is costly due to the extra space required for layout. Furthermore, modeling may become more difficult since separate models need to be generated for the longer channel devices. In addition, native devices and transistors are available when separate Vt implant and field implant masks are in the process flow for a technology. However, the trend of using retrograded wells, with implants through the field oxide, will not afford the separate masking steps necessary to provide for native devices as described. - FIG. 3 illustrates a cross-section of a
transistor 300 with pocket implants. Pocket implants, also known as “halo implants,” increase the punch-through voltage of a transistor (native or enhancement). Pocket implants may be formed of n-type material or p-type material. Typically, the pocket implant is of the opposite polarity from that of source/drain regions 105. Consequently, a PMOS transistor has n-type pocket implants, while an NMOS transistor has p-type pocket implants. -
Transistor 300 is similar tonative transistors pocket implants 310.Pocket implants 310 may be implemented through large angle implantation. They surround the junctions of source/drain regions 105.Pocket implants 310 may be of n-type material or p-type material, depending upon whethertransistor 300 is a PMOS or NMOS transistor, respectively. -
Pocket implants 310 are optimized in conjunction with lightly doped drain (LDD) processing.Pocket implants 310 act to reduce the subthreshold leakage current in the transistor since they effectively increase the potential barrier height between source/drain regions 105 andchannel region 135. - FIG. 4 shows a cross-section of a
high voltage transistor 400 formed by the technique of the present invention.Transistor 400 hasgate region 110, and two source/drain regions 105 separated by achannel region 135. Anisolation region 150 separatestransistor 400 from other devices in the integrated circuit.Field implants 120 are offset from source/drain regions 105 as described above.Mask region 410 is the mask area defined for formation ofwell 140. Well 140,field implant 120, and enhancement region 130 (for enhancement transistors) can be formed by implanting at different energy levels, using only the mask definingmask region 140. -
Transistor 400 also has twopocket implants 310 at the junctions betweenchannel region 135 and source/drain regions 105. However, in contrast withtransistor 300 of FIG. 3 which has a long channel,transistor 400 has a short channel. As the channel length oftransistor 400 becomes shorter,pocket implants 310 begin to merge together. The merging ofpocket implants 310 cause the threshold voltage Vt oftransistor 400 to change. For some short channel lengths, aspocket implants 310 merge, Vt is increased. This effect is known as a “reverse short channel effect.” This increase in Vt increases the punch-through voltage over that of a long channel device. - FIG. 5 is a graph showing the channel doping profile of
transistor 400 and illustrates the reverse short channel effect. The graph plots the voltage threshold Vt against the effective length Leff ofchannel region 135. As can be seen from the graph, at higher channel lengths, Vt is relatively constant. However, as the channel length shortens andpocket implants 310 begin to merge, Vt becomes higher for a short range before dropping off sharply. This area of higher Vt is due to the reverse short channel effect, and is shown in FIG. 5 as region 510. - During the implantation of
pocket implants 310, the amount of lateral diffusion can be adjusted to optimize the reverse short channel effect for the technology being used. In the specific embodiment, the channel length is 0.35 μm. As process technology improves, channel lengths will likely become less than 0.35 μm, such as 0.25 μm, 0.18 μm, 0.18 μm, 0.15 μm, 0.10 μm or even less. The principles of the present invention will be applicable in cases with shorter channel lengths. Therefore, in the specific embodiment,pocket implants 310 are optimized such that the apex in region 510 of the graph is at the 0.35 μm channel length. In technologies with different channel lengths, the pocket implants may be optimized accordingly. - Due to this reverse short channel effect, a configuration of two minimum channel length transistors (such as transistor400) in series will offer a much improved punch-through immunity over a single transistor with twice the minimum channel length. This allows both low voltage transistors and high voltage native transistors to be designed with the same minimum geometry channel length for the given technology.
- An example of a use for
transistor 400 is in the design of voltage pumps. A voltage pump should be able to pass high voltages, without high leakage current. If the leakage current is high, then the voltage pump will not be able to maintain the proper voltage, or pump efficiently to the desired voltage. FIG. 6 shows typical circuitry for use in a voltage pump design. The circuitry includes twotransistors 400 having the short channel length of the present invention and a capacitor 610.Transistors 400 are connected in a diode fashion and placed in series with one another. Capacitor 610 is coupled between the input to the series oftransistors 400 and a chargingnode 620. Typically, an input pulse is introduced at chargingnode 620. Gradually, with each succeeding pulse, ahigh voltage node 630 is “pumped” to a desired high voltage. Therefore,transistors 400 are subject to the stress of a high voltage athigh voltage node 630, and should be able to tolerate the stress. - Another use for
transistor 400 is in memory cell design. When programming a memory cell, a word line WL is selected, allowing Vhigh to pass to a memory cell element. Leakage current is undesirable in the design of memory cells. FIG. 7 shows a diagram of a memory cell design using twotransistors 400 of the present invention.Transistors 400 are connected in series between Vhigh and amemory cell element 710.Transistors 400 are commonly selected with WL. When WL is asserted,transistors 400 pass the high voltage tomemory cell element 710. - Many other uses in integrated circuits for high voltage transistors may be readily envisioned by one of skill in the art. The above examples illustrate the use of two
transistors 400 in series. However, any number oftransistors 400 may be strung together. The above examples are given by way of example only, and not to imply any particular limitation. - FIG. 8 is a flow diagram showing a technique for fabricating transistors of the present invention. Although a specific embodiment is shown, many of the steps can be substituted or combined with other fabrication techniques that are now known or may be developed in the future without departing from the spirit and scope of the present invention.
- In
step 810,isolation regions 150 are formed in the substrate. One purpose ofisolation regions 150 is to electrically isolate individual devices from other devices sharing the same substrate. For example, if an NMOS transistor and a PMOS transistor are adjacent to each other, an isolation region may be formed between them to isolate one transistor from the other. Conductive layers are later formed to make desired electrical connections.Isolation regions 150 may be formed, for example, by field oxidation, Shallow Trench Isolation (STI), or Local Oxidation of Silicon (LOCOS), or other techniques. - In
step 815, p-type wells 140,field implants 120, andenhancement implants 130 are formed. In the specific embodiment, the three types of implants may be done a common p-well mask. Of course, all three implants are not necessary for all types of devices. For example, some native transistors do not haveenhancement implant 130. Also, an NMOS transistor in a p-type substrate may not need a p-type well. Using a single p-well mask, by varying the energy levels and dopants, any of the three elements are formed. Many different techniques may be used to do the actual implantation. For example, the p-well implant may be done using retrograde well implantation. - In
step 820, the previous step is repeated with an n-well mask for formation of n-type wells. An n-well mask is used in the formation of the n-type wells 140,field implants 120, andenhancement implants 130 for PMOS type devices. Well 140,field implant 120, andenhancement implant 130 may all be formed using the n-well mask. - After formation of the wells, a gate oxidation (not shown) is formed in
step 825. The gate oxidation may be formed in one process step for a thin oxidation and two steps for a thick oxidation. After the gate oxidation is formed, instep 830, a polysilicon layer is deposited andpolysilicon gate region 110 is etched above the oxidation layer. - In
step 835, n-type pocket implants 310 are formed for the PMOS devices.Pocket implants 310 may be formed by implanting ions into the substrate usinggate region 110 as a mask. The implantation is preferably done at an angle. The implantation is laterally diffused to optimize the reverse short channel effect ofpocket implants 310. It is desirable that the maximum Vt be provided for the channel length of the process being designed. Phosphorus, arsenic, or other n-type dopants may be used as the dopant for forming n-type pocket implants 310. - Also in
step 835, the first implant of source/drain regions are implanted may be completed. A light doping of p-type material is placed in the substrate usinggate region 110 as a guide. This is the first step in a procedure known as “lightly doped drain” (LDD) processing. LDD processing is well-known, and the details of this procedure will be understood by one of skill in the art. Though the specific embodiment uses LDD processing, other techniques may also be used that do not use a multi-step source/drain implanting process. In such cases, this portion ofstep 835 may be unnecessary. - In
step 840, p-type pocket implants 310 are formed for the NMOS devices. These are formed usinggate region 110 as a guide and implantingpocket implants 310 with a dopant. The implantation is preferably done at an angle and laterally diffused to optimize the reverse short channel effect of the transistor. The dopant may be, for example, boron. In the specific embodiment, an additional blanket boron implant (with a preferred dose in the range of 1011 cm−2) is used to increase the channel doping of the native transistor. This provides a greater margin of punch-through immunity. The impact of this blanket boron doping on the p-channel transistors can be mitigated by slightly increasing the doping concentration of the n-well instep 820. Such a technique will allow additional margin for transistor punch-through immunity. The first implant for LDD processing in the n-type devices is also accomplished in this step. - In
step 845, spacers (not shown) are placed next to the gate. These spacers may be used to mask off a portion of the first drain implant. Then insteps drain regions 105 are respectively formed with the second implant of the LDD process, using the gate with the spacers ofstep 845 as a guide. - Finally, in
step 860, the contact metal layer is formed, followed bystep 865 in which the via metal layer is formed. These steps are well known to those of skill in the art. - The specific embodiment described above is given as an example only. It will be recognized by one of skill in the art that many of the steps may be substituted with currently available or yet to be determined techniques without departing from the scope and spirit of the present invention. The claims are intended to be limited only by the attached claims.
Claims (26)
1. A transistor for an integrated circuit, comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region between the source and drain regions, wherein the source and drain regions are separated by a channel length; and
a plurality of pocket implants extending into the channel region between the source region and the drain region to cause a reverse short channel effect for the transistor.
2. The transistor of claim 1 , wherein the plurality of pocket implants merge in the channel region.
3. The transistor of claim 1 , wherein the plurality of pocket implants merge at a midpoint in the channel length in the channel region.
4. The transistor of claim 1 , wherein the pocket implants are doped with a dopant of opposite polarity from that used for the source and drain regions.
5. The transistor of claim 4 , wherein the source and drain regions are n-type, and the pocket implants are p-type.
6. The transistor of claim 5 , wherein the p-type pocket implants are formed with a boron dopant.
7. The transistor of claim 6 , wherein the pocket implants are further doped with a blanket boron implant.
8. The transistor of claim 7 , wherein a dosage of the blanket boron implant is about 1011 cm−2.
9. The transistor of claim 4 , wherein the source and drain regions are a p-type material, and the pocket implants are an n-type material.
10. The transistor of claim 9 , wherein the n-type pocket implants are formed with a phosphorus dopant.
11. The transistor of claim 1 , wherein due to the reverse short channel effect, the transistor has a higher punch-through voltage.
12. The transistor of claim 1 , wherein the transistor is a native transistor.
13. The transistor of claim 12 where in an enhancement implant is absent from the channel region.
14. The transistor of claim 1 wherein the transistor has a channel length about equal to a channel length of a logic transistor in the same substrate.
15. The transistor of claim 1 wherein the pocket implants are formed by implantation at an angle.
16. A circuit in an integrated circuit, comprising:
first and second transistors coupled in series, each of the transistors comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region between the source and drain regions, wherein the source and drain regions are separated by a channel length; and
a plurality of pocket implants extending into the channel region between the source region and the drain region to cause a reverse short channel effect for the transistor.
17. The circuit of claim 16 , wherein a punch-through voltage for the series of transistors is greater than a punch-through voltage for a transistor with a channel length twice as long as the channel length of the first and second transistors.
18. The circuit of claim 16 , further comprising a capacitor in series with the first and second transistor.
19. The circuit of claim 18 , wherein the circuit is a voltage pump.
20. The circuit of claim 16 , wherein the circuit is a memory cell.
21. A method of fabricating an integrated circuit comprising the steps of:
depositing a field implant;
depositing a well implant; and
depositing an enhancement implant, wherein the steps of depositing a field implant, depositing a well implant, and depositing an enhancement implant are done using a single mask.
22. The method of claim 21 wherein the well implant is an n-well implant.
23. The method of claim 21 wherein the well implant is a p-well implant.
24. The method of claim 21 further comprising the steps of:
forming a high voltage native transistor by blocking the well implant and the enhancement implant; and
offsetting the field implant from an active area of the native transistor, thereby obtaining high gated-diode junction breakdown characteristics.
25. The method of claim 21 , further comprising the step of implanting a pocket implant to improve a punch-through immunity.
26. The method of claim 21 further comprising the step of:
depositing two pocket implants; and
merging the pocket implants together by lateral diffusion, whereby a channel doping profile from the pocket implant diffusion exhibits reverse-short-channel effect.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/920,377 US6417550B1 (en) | 1996-08-30 | 1997-08-29 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
US09/606,252 US6972234B1 (en) | 1996-08-30 | 2000-06-28 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US2492796P | 1996-08-30 | 1996-08-30 | |
US2584396P | 1996-09-06 | 1996-09-06 | |
US08/920,377 US6417550B1 (en) | 1996-08-30 | 1997-08-29 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/606,252 Division US6972234B1 (en) | 1996-08-30 | 2000-06-28 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020020891A1 true US20020020891A1 (en) | 2002-02-21 |
US6417550B1 US6417550B1 (en) | 2002-07-09 |
Family
ID=27362420
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/920,377 Expired - Fee Related US6417550B1 (en) | 1996-08-30 | 1997-08-29 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
US09/606,252 Expired - Fee Related US6972234B1 (en) | 1996-08-30 | 2000-06-28 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/606,252 Expired - Fee Related US6972234B1 (en) | 1996-08-30 | 2000-06-28 | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage |
Country Status (1)
Country | Link |
---|---|
US (2) | US6417550B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050263843A1 (en) * | 2004-05-27 | 2005-12-01 | Renesas Technology Corp. | Semiconductor device and fabrication method therefor |
US20080119023A1 (en) * | 2006-11-16 | 2008-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Manufacturing method for semiconductor device to mitigate short channel effects |
CN100433187C (en) * | 2004-01-05 | 2008-11-12 | 国际商业机器公司 | Memory cells using gated diodes and methods of use thereof |
US20140300391A1 (en) * | 2013-04-08 | 2014-10-09 | United Microelectronics Corp. | Output buffer |
WO2019112906A1 (en) * | 2017-12-04 | 2019-06-13 | Microsemi Soc Corp. | Hybrid high-voltage low-voltage finfet device |
US10971216B2 (en) | 2017-12-04 | 2021-04-06 | Microsemi Soc Corp. | SRAM configuration cell for low-power field programmable gate arrays |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020130361A1 (en) * | 2001-03-16 | 2002-09-19 | Semiconductor Components Industries, Llc | Semiconductor device with laterally varying p-top layers |
KR100402355B1 (en) * | 2001-12-20 | 2003-10-22 | 동부전자 주식회사 | Method of manufacturing short-channel transistor in semiconductor device |
US6650167B1 (en) * | 2002-06-06 | 2003-11-18 | Broadcom Corporation | Multi-level/single ended input level shifter circuit |
US7151292B1 (en) * | 2003-01-15 | 2006-12-19 | Spansion Llc | Dielectric memory cell structure with counter doped channel region |
US6764890B1 (en) | 2003-01-29 | 2004-07-20 | Cypress Semiconductor Corporation | Method of adjusting the threshold voltage of a mosfet |
US7250647B2 (en) * | 2003-07-03 | 2007-07-31 | Micron Technology, Inc. | Asymmetrical transistor for imager device |
KR100618698B1 (en) * | 2004-06-21 | 2006-09-08 | 주식회사 하이닉스반도체 | Semiconductor device and method of manufacturing the same |
US20060065937A1 (en) * | 2004-09-30 | 2006-03-30 | Thomas Hoffmann | Short channel effect of MOS devices by retrograde well engineering using tilted dopant implantation into recessed source/drain regions |
US20060237778A1 (en) * | 2005-04-22 | 2006-10-26 | Mu-Yi Liu | Non-volatile semiconductor memory cell and method of manufacturing the same |
US7672387B2 (en) | 2005-12-05 | 2010-03-02 | Intel Corporation | Multiple input, multiple output wireless communication system, associated methods and data structures |
US7541239B2 (en) * | 2006-06-30 | 2009-06-02 | Intel Corporation | Selective spacer formation on transistors of different classes on the same device |
US7369446B2 (en) * | 2006-07-13 | 2008-05-06 | Atmel Corporation | Method and apparatus to prevent high voltage supply degradation for high-voltage latches of a non-volatile memory |
US7649798B2 (en) * | 2006-08-17 | 2010-01-19 | Broadcom Corporation | Memory device using antifuses |
US7453725B2 (en) * | 2006-10-06 | 2008-11-18 | Atmel Corporation | Apparatus for eliminating leakage current of a low Vt device in a column latch |
US7995384B2 (en) | 2008-08-15 | 2011-08-09 | Macronix International Co., Ltd. | Electrically isolated gated diode nonvolatile memory |
US9165834B2 (en) * | 2010-03-01 | 2015-10-20 | Broadcom Corporation | Integrated native device without a halo implanted channel region and method for its fabrication |
US8298895B1 (en) | 2011-10-31 | 2012-10-30 | International Business Machines Corporation | Selective threshold voltage implants for long channel devices |
US9117691B2 (en) * | 2012-12-28 | 2015-08-25 | Texas Instruments Incorporated | Low cost transistors |
CN110946001A (en) | 2018-09-27 | 2020-04-03 | 南京德朔实业有限公司 | Lawn mower and blade assembly suitable for lawn mower |
EP3821692A4 (en) | 2018-09-27 | 2021-08-25 | Nanjing Chervon Industry Co., Ltd. | Lawnmower |
USD995569S1 (en) | 2019-04-18 | 2023-08-15 | Nanjing Chervon Industry Co., Ltd. | Mower blade assembly |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4173818A (en) * | 1978-05-30 | 1979-11-13 | International Business Machines Corporation | Method for fabricating transistor structures having very short effective channels |
US4599118A (en) * | 1981-12-30 | 1986-07-08 | Mostek Corporation | Method of making MOSFET by multiple implantations followed by a diffusion step |
JPS61292358A (en) * | 1985-06-19 | 1986-12-23 | Fujitsu Ltd | Manufacture of mis field effect transistor |
JPH0797606B2 (en) * | 1986-10-22 | 1995-10-18 | 株式会社日立製作所 | Method for manufacturing semiconductor integrated circuit device |
US4714519A (en) * | 1987-03-30 | 1987-12-22 | Motorola, Inc. | Method for fabricating MOS transistors having gates with different work functions |
NL8802219A (en) * | 1988-09-09 | 1990-04-02 | Philips Nv | METHOD FOR MANUFACTURING A SILICON BODY SEMICONDUCTOR DEVICE CONTAINING SEMICON IMPLANTS FOR SEMICONDUCTOR AREAS. |
US4948745A (en) * | 1989-05-22 | 1990-08-14 | Motorola, Inc. | Process for elevated source/drain field effect structure |
US5210437A (en) * | 1990-04-20 | 1993-05-11 | Kabushiki Kaisha Toshiba | MOS device having a well layer for controlling threshold voltage |
US5162884A (en) * | 1991-03-27 | 1992-11-10 | Sgs-Thomson Microelectronics, Inc. | Insulated gate field-effect transistor with gate-drain overlap and method of making the same |
JP2604071B2 (en) * | 1991-05-14 | 1997-04-23 | 株式会社東芝 | Method for manufacturing semiconductor device |
US5248624A (en) * | 1991-08-23 | 1993-09-28 | Exar Corporation | Method of making isolated vertical pnp transistor in a complementary bicmos process with eeprom memory |
US5266508A (en) * | 1991-08-26 | 1993-11-30 | Sharp Kabushiki Kaisha | Process for manufacturing semiconductor device |
JP2851753B2 (en) * | 1991-10-22 | 1999-01-27 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US5466957A (en) * | 1991-10-31 | 1995-11-14 | Sharp Kabushiki Kaisha | Transistor having source-to-drain nonuniformly-doped channel and method for fabricating the same |
US5134085A (en) * | 1991-11-21 | 1992-07-28 | Micron Technology, Inc. | Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories |
US5583067A (en) * | 1993-01-22 | 1996-12-10 | Intel Corporation | Inverse T-gate semiconductor device with self-aligned punchthrough stops and method of fabrication |
JP2848757B2 (en) * | 1993-03-19 | 1999-01-20 | シャープ株式会社 | Field effect transistor and method of manufacturing the same |
KR960008735B1 (en) * | 1993-04-29 | 1996-06-29 | Samsung Electronics Co Ltd | Mos transistor and the manufacturing method thereof |
US5686321A (en) * | 1994-07-15 | 1997-11-11 | United Microelectronics Corp. | Local punchthrough stop for ultra large scale integration devices |
US5492847A (en) * | 1994-08-01 | 1996-02-20 | National Semiconductor Corporation | Counter-implantation method of manufacturing a semiconductor device with self-aligned anti-punchthrough pockets |
US5472897A (en) * | 1995-01-10 | 1995-12-05 | United Microelectronics Corp. | Method for fabricating MOS device with reduced anti-punchthrough region |
US5593907A (en) * | 1995-03-08 | 1997-01-14 | Advanced Micro Devices | Large tilt angle boron implant methodology for reducing subthreshold current in NMOS integrated circuit devices |
US5552332A (en) * | 1995-06-02 | 1996-09-03 | Motorola, Inc. | Process for fabricating a MOSFET device having reduced reverse short channel effects |
US5721443A (en) * | 1995-07-13 | 1998-02-24 | Micron Technology, Inc. | NMOS field effect transistors and methods of forming NMOS field effect transistors |
US5538913A (en) * | 1995-11-13 | 1996-07-23 | United Microelectronics Corporation | Process for fabricating MOS transistors having full-overlap lightly-doped drain structure |
US5936278A (en) * | 1996-03-13 | 1999-08-10 | Texas Instruments Incorporated | Semiconductor on silicon (SOI) transistor with a halo implant |
US5792699A (en) * | 1996-06-03 | 1998-08-11 | Industrial Technology Research Institute | Method for reduction of reverse short channel effect in MOSFET |
US5668021A (en) * | 1996-06-04 | 1997-09-16 | Motorola, Inc. | Process for fabricating a semiconductor device having a segmented channel region |
US5668024A (en) * | 1996-07-17 | 1997-09-16 | Taiwan Semiconductor Manufacturing Company | CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation process |
US6080630A (en) * | 1999-02-03 | 2000-06-27 | Advanced Micro Devices, Inc. | Method for forming a MOS device with self-compensating VT -implants |
-
1997
- 1997-08-29 US US08/920,377 patent/US6417550B1/en not_active Expired - Fee Related
-
2000
- 2000-06-28 US US09/606,252 patent/US6972234B1/en not_active Expired - Fee Related
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100433187C (en) * | 2004-01-05 | 2008-11-12 | 国际商业机器公司 | Memory cells using gated diodes and methods of use thereof |
US20050263843A1 (en) * | 2004-05-27 | 2005-12-01 | Renesas Technology Corp. | Semiconductor device and fabrication method therefor |
US20080119023A1 (en) * | 2006-11-16 | 2008-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Manufacturing method for semiconductor device to mitigate short channel effects |
US7449386B2 (en) | 2006-11-16 | 2008-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Manufacturing method for semiconductor device to mitigate short channel effects |
US20140300391A1 (en) * | 2013-04-08 | 2014-10-09 | United Microelectronics Corp. | Output buffer |
US8884337B2 (en) * | 2013-04-08 | 2014-11-11 | United Microelectronics Corp. | Output buffer |
WO2019112906A1 (en) * | 2017-12-04 | 2019-06-13 | Microsemi Soc Corp. | Hybrid high-voltage low-voltage finfet device |
US10971216B2 (en) | 2017-12-04 | 2021-04-06 | Microsemi Soc Corp. | SRAM configuration cell for low-power field programmable gate arrays |
US11114348B2 (en) | 2017-12-04 | 2021-09-07 | Microsemi Soc Corp. | Hybrid high-voltage low-voltage FinFET device |
Also Published As
Publication number | Publication date |
---|---|
US6972234B1 (en) | 2005-12-06 |
US6417550B1 (en) | 2002-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6417550B1 (en) | High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage | |
US5719427A (en) | Avalanche-enhanced CMOS transistor for EPROM/EEPROM and ESD-protection structures | |
US7078761B2 (en) | Nonvolatile memory solution using single-poly pFlash technology | |
TWI493555B (en) | Electronics system, anti-fuse memory and method for the same | |
US4780424A (en) | Process for fabricating electrically alterable floating gate memory devices | |
US5348895A (en) | LDMOS transistor with self-aligned source/backgate and photo-aligned gate | |
US7011999B2 (en) | Method of manufacturing an integrated circuit device including forming an oxidation resistant film over an isolation region and subsequently forming a gate insulating film of a misfet | |
US6044018A (en) | Single-poly flash memory cell for embedded application and related methods | |
US6760258B2 (en) | Means to erase a low voltage programmable and erasable flash EEPROM | |
US6009017A (en) | Floating gate memory with substrate band-to-band tunneling induced hot electron injection | |
TWI649858B (en) | Non-volatile memory and manufacturing method thereof | |
EP0776049A1 (en) | PMOS single-poly non-volatile memory structure | |
US20100035397A1 (en) | Configuration and method of manufacturing the one-time programmable (OTP) memory cells | |
JPH02135783A (en) | Semiconductor element | |
US20060006923A1 (en) | Apparatus and method for improving drive-strength and leakage of deep submicron MOS transistors | |
KR20010100776A (en) | Method and apparatus for providing an embedded flash-eeprom technology | |
JP2008270838A (en) | Method of erasing charge from electrical path and floating gate of memory cell | |
KR100260559B1 (en) | Well structure of non-volatile memory device and method for manufacturing the same | |
CN107527917B (en) | 1.5T depletion type SONOS non-volatile memory and manufacturing method thereof | |
JP3529549B2 (en) | Method for manufacturing semiconductor device | |
US20060284266A1 (en) | High voltage N-channel LDMOS devices built in a deep submicron CMOS process | |
US6570212B1 (en) | Complementary avalanche injection EEPROM cell | |
US8344440B2 (en) | Three-terminal single poly NMOS non-volatile memory cell with shorter program/erase times | |
JP2000277636A (en) | Nonvolatile memory | |
EP1142014A1 (en) | Peripheral transistor of a non-volatile memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALTERA CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MADURAWE, RAMINDA U.;LIU, DAVID K.Y.;REEL/FRAME:009150/0808;SIGNING DATES FROM 19980302 TO 19980321 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100709 |