US20020023190A1 - Framework with multiple selections for south bridge and north bridge connecting - Google Patents
Framework with multiple selections for south bridge and north bridge connecting Download PDFInfo
- Publication number
- US20020023190A1 US20020023190A1 US09/923,518 US92351801A US2002023190A1 US 20020023190 A1 US20020023190 A1 US 20020023190A1 US 92351801 A US92351801 A US 92351801A US 2002023190 A1 US2002023190 A1 US 2002023190A1
- Authority
- US
- United States
- Prior art keywords
- pci
- bus
- memory access
- direct memory
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000004044 response Effects 0.000 claims abstract description 19
- 230000005540 biological transmission Effects 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 4
- 238000004891 communication Methods 0.000 abstract description 4
- 238000004519 manufacturing process Methods 0.000 abstract description 3
- 238000013461 design Methods 0.000 abstract description 2
- 230000002093 peripheral effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 2
- 101100215340 Solanum tuberosum AC97 gene Proteins 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/4045—Coupling between buses using bus bridges where the bus bridge performs an extender function
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Definitions
- the invention relates in general to a framework with multiple selections to connect between a north bridge and a south bridge, and more particularly, to a variety of connection controls applied between south and north bridges.
- the north bridge is used to manage the data transmission between the central processing unit (CPU), the master memory and the accelerated graphics port (AGP).
- the data transmission for the I/O ports (parallel/serial ports), USB, keyboard controller, AC97 audio card, floppy disk controller and IDE controller are all covered under the south bridge.
- the north and south bridges communicate via a PCI bus. Referring to FIG. 1A, a block diagram for a conventional connection structure between the south and north bridges is shown.
- the north bridge 10 is respectively connected to the CPU 12 , the dynamic random access memory (DRAM) 14 , the 3D graphics controller 16 and the PCI bus 32 .
- DRAM dynamic random access memory
- the south bridge 20 is connected to a plurality of PCI slots via a PCI bus 32 .
- the above is the common computer motherboard structure used currently.
- a request signal REQ is provided by the PCI master controller 202 .
- the request signal REQ is granted (GNT)
- GNT After the request signal REQ is granted (GNT), a message communication is allowed between the direct memory access engine 200 and the PCI bus 32 .
- the north bridge 10 communicates with the PCI bus 32 , the message is transmitted from the memory controller 100 through the PCI response 102 and the PCI bus 32 .
- a request signal REQ is output.
- the information can be transmitted from the PCI bus 32 to the north bridge 10 .
- a PCI bus 32 and a multiplicity of PCI slots 30 are required to complete the communication between the north bridge 10 and the south bridge 20 , the speed of the north chip 10 is slow. Further, many pins of the north bridge 10 are occupied by the PCI bus 32 to limit the development of such a structure.
- a high speed CPU and a double data rate (DDR) memory can be used. Due to the restriction of the transmission function and insufficient functionalities, the high speed function of the DDR motherboard cannot be achieved. Therefore, a technique of a private link bus to connect the north and south bridge has been developed. The bandwidth of the north and south bridges is increased to 266 MB, which doubles the conventional communication speed of the north and south bridges. Applying the characteristics of high efficiency and high bandwidth, the quality of I/O data transmission is very much enhanced, especially for audio-video transmission. Referring to FIG. 1B, a conventional structure using a private link bus to communicate between the south and north bridges is shown.
- a north bridge 10 ′ is provided and connected to the CPU 12 , the DRAM 14 and the 3D graphics bus 16 .
- a memory controller 100 ′ uses a high speed bus 20V to connect the south bridge 20 ′.
- the south bridge 20 ′ is further connected to the PCI bus 32 , via which a plurality of PCI slots 30 is connected.
- an arbiter 206 ′, a PCI response 204 ′ and an up/down controller 201 ′ are further provided.
- the direct memory access engine 200 ′ can thus select path 201 ′ a to the high speed bus 20V via the up/down controller 201 ′, or the path 201 ′ b to the PCI master controller 202 ′.
- This kind of structure is applied to a higher standard computer. Since the north bridge 10 ′ and the south bridge 20 ′ respectively have their own bus, the speed is much faster.
- the pins of the south bridges 10 ′ are free from the connection of the PCI bus 32 , and a future expandability is allowed
- connection structure can be operated under different modes according to the peripheral and chip circuit design. A great deal of labor and material cost is saved. Further, the risk of controlling and storing four control chips is eliminated.
- the framework with multiple selections to connect the south and north bridges comprises a south bridge and a north bridge.
- the north bridge has a memory controller, a PCI response, and a master bus arbiter.
- the memory controller is coupled to a random access memory to control the memory access.
- the PCI response (PCI-S) is connected between the memory controller and the PCI bus for data response process.
- the master bus arbiter connected to the PCI response is provided with a plurality of request signal terminals and a plurality of grant signal terminals respectively connected to apparatus on the PCI bus to arbitrate whether the data transmission of such apparatus is granted.
- the south bridge includes a high speed bus interface, which further has a direct memory access engine (DMA engine), an up/down controller, a PCI master controller, and a sub-bus arbiter.
- the direct memory access engine has an output terminal to output a direct memory access request signal.
- the up/down controller is connected to the output terminal of the direct memory access engine to receive the direct memory access request signal, to control the data transmission direction.
- the up/down controller has a plurality of output terminals.
- the PCI master controller PCI-M
- the sub-bus arbiter is connected to the PCI master controller and has a plurality of request signal terminals and a plurality of grant signal terminals respectively connected to the master bus arbiter of the north bridge.
- FIG. 1A shows a block diagram of a conventional connection structure between north and south bridges
- FIG. 1B shows a block diagram using a private link bus interface to north and south bridges
- FIG. 2 shows a block diagram of a framework to connect north and south bridges according to the invention.
- FIG. 2 a block diagram of a framework to connect the south and north bridge is shown.
- the structure of FIG. 2 uses the concept of inversing the south bridge 20 ′ illustrated in FIG. 1B.
- the south bridge 50 and north bridge 40 are both operated on the PCI bus 62 , so that the request signal of the direct memory access engine 500 of the south bridge 50 can only be output from the PCI bus 62 .
- the output terminal 501 a of the up/down controller 501 is therefore disabled.
- the signal of the output terminal of the direct memory access engine 500 has to be transmitted from another output terminal 501 b of the up/down controller 501 through the PCI master controller 502 first, then to the PCI bus 62 .
- the north bridge and other PCI compatible devices are all connected to the PCI bus 62 , therefore the DMA request signal can be sent to the PCI bus and each apparatus can then extract the DMA request signal from the PCI bus 62 .
- the PCI response 504 is also disabled, so that a response to the PCI bus 62 is sent by the PCI response 402 of the north bridge 40 to avoid the PCI responses 402 and 504 fighting for data.
- the bus arbiter of the PCI bus 62 is dominated by the main bus arbiter 404 of the north bridge 40 as the master bus arbiter.
- the sub-bus arbiter 506 sends a first request signal and receives a first grant signal to determine whether the right of using the PCI bus 62 is obtained. It is known to people of ordinary skill in the art that the request signal can be output from the grant signal terminal 54 , while the grant signal can be received by the request signal terminal 56 .
- the sub-bus arbiter 506 sends the first request signal via one of the request signal terminals 56 , and receives a first grant signal via one of the grant signal terminals 54 .
- the sub-bus arbiter 506 can be connected to the master bus arbiter 404 in series, so as to provide additional pins for the PCI compatible apparatuses.
- the PCI compatible apparatuses then send request signals to the master bus arbiter 404 via the sub-bus arbiter 506 , and receive grant signals from the master bus arbiter 404 via the sub-bus arbiter 506 .
- a framework with multiple selections to connect between south and north bridges is provided.
- the manufacturers fabricating PCI bus chips and motherboards do not have to control two kinds of bus control chips. Instead, only one PCI bus control chip is required that operates under two modes. The labor and cost consumption is greatly saved, and the risk of large inventory is eliminated.
Abstract
A framework with multiple selections for a south bridge and a north bridge connecting is provided. The up/down controller and PCI response of the south bridge applies the enable or disable and mutual communication theories of the bus arbiter to design various required connections. The labor and cost consumption for redesign under different modes that the peripherals cannot comply with is saved. In addition, the efficiency of internal material flow in manufacture is improved by the chip unification.
Description
- This application claims the priority benefit of U.S. provisional application Ser. No. 60/225,018, filed Aug. 11, 2000, and Taiwan application Ser. no. 90117039, filed Jul. 12, 2001.
- 1. Field of the Invention
- The invention relates in general to a framework with multiple selections to connect between a north bridge and a south bridge, and more particularly, to a variety of connection controls applied between south and north bridges.
- 2. Description of the Related Art
- Most of the chip sets to control all the devices on the current computer boards normally comprise a north bridge and a south bridge. The north bridge is used to manage the data transmission between the central processing unit (CPU), the master memory and the accelerated graphics port (AGP). The data transmission for the I/O ports (parallel/serial ports), USB, keyboard controller, AC97 audio card, floppy disk controller and IDE controller are all covered under the south bridge. The north and south bridges communicate via a PCI bus. Referring to FIG. 1A, a block diagram for a conventional connection structure between the south and north bridges is shown. The
north bridge 10 is respectively connected to theCPU 12, the dynamic random access memory (DRAM) 14, the3D graphics controller 16 and thePCI bus 32. Thesouth bridge 20 is connected to a plurality of PCI slots via aPCI bus 32. The above is the common computer motherboard structure used currently. When thesouth bridge 20 communicates with thePCI bus 32, a request signal REQ is provided by thePCI master controller 202. After the request signal REQ is granted (GNT), a message communication is allowed between the directmemory access engine 200 and thePCI bus 32. When thenorth bridge 10 communicates with thePCI bus 32, the message is transmitted from thememory controller 100 through thePCI response 102 and thePCI bus 32. Conversely, when thePCI slot 30 has to communicate with thenorth bridge 10, a request signal REQ is output. Being granted by thearbiter 104, the information can be transmitted from thePCI bus 32 to thenorth bridge 10. As aPCI bus 32 and a multiplicity ofPCI slots 30 are required to complete the communication between thenorth bridge 10 and thesouth bridge 20, the speed of thenorth chip 10 is slow. Further, many pins of thenorth bridge 10 are occupied by thePCI bus 32 to limit the development of such a structure. - To overcome the limited bandwidth of the conventional north and south bridges, a high speed CPU and a double data rate (DDR) memory can be used. Due to the restriction of the transmission function and insufficient functionalities, the high speed function of the DDR motherboard cannot be achieved. Therefore, a technique of a private link bus to connect the north and south bridge has been developed. The bandwidth of the north and south bridges is increased to 266 MB, which doubles the conventional communication speed of the north and south bridges. Applying the characteristics of high efficiency and high bandwidth, the quality of I/O data transmission is very much enhanced, especially for audio-video transmission. Referring to FIG. 1B, a conventional structure using a private link bus to communicate between the south and north bridges is shown. A
north bridge 10′ is provided and connected to theCPU 12, theDRAM 14 and the3D graphics bus 16. Amemory controller 100′ uses ahigh speed bus 20V to connect thesouth bridge 20′. Thesouth bridge 20′ is further connected to thePCI bus 32, via which a plurality ofPCI slots 30 is connected. In thesouth bridge 20′, anarbiter 206′, aPCI response 204′ and an up/down controller 201′ are further provided. The directmemory access engine 200′ can thus selectpath 201′a to thehigh speed bus 20V via the up/down controller 201′, or thepath 201 ′b to thePCI master controller 202′. This kind of structure is applied to a higher standard computer. Since thenorth bridge 10′ and thesouth bridge 20′ respectively have their own bus, the speed is much faster. The pins of thesouth bridges 10′ are free from the connection of thePCI bus 32, and a future expandability is allowed. - However, in the above two structures, the south and north bridges are not compatible with each other. Four kinds of control chips are required for their manufacture. While a new product is designed, a lot of labor and cost are required since these two structures have to be modified separately. This further causes a burden in inventory, and thus, increases the manufacturing cost.
- The invention provides a connection apparatus and method with multiple selections between the north and south bridges. The connection structure can be operated under different modes according to the peripheral and chip circuit design. A great deal of labor and material cost is saved. Further, the risk of controlling and storing four control chips is eliminated.
- The framework with multiple selections to connect the south and north bridges comprises a south bridge and a north bridge. The north bridge has a memory controller, a PCI response, and a master bus arbiter. The memory controller is coupled to a random access memory to control the memory access. The PCI response (PCI-S) is connected between the memory controller and the PCI bus for data response process. The master bus arbiter connected to the PCI response is provided with a plurality of request signal terminals and a plurality of grant signal terminals respectively connected to apparatus on the PCI bus to arbitrate whether the data transmission of such apparatus is granted.
- The south bridge includes a high speed bus interface, which further has a direct memory access engine (DMA engine), an up/down controller, a PCI master controller, and a sub-bus arbiter. The direct memory access engine has an output terminal to output a direct memory access request signal. The up/down controller is connected to the output terminal of the direct memory access engine to receive the direct memory access request signal, to control the data transmission direction. The up/down controller has a plurality of output terminals. The PCI master controller (PCI-M) is connected to the PCI bus and one output terminal of the up/down controller. When the output terminal is outputting the direct memory access request signal, it automatically sends a data access transaction to the PCI bus. The sub-bus arbiter is connected to the PCI master controller and has a plurality of request signal terminals and a plurality of grant signal terminals respectively connected to the master bus arbiter of the north bridge.
- Both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
- FIG. 1A shows a block diagram of a conventional connection structure between north and south bridges;
- FIG. 1B shows a block diagram using a private link bus interface to north and south bridges; and
- FIG. 2 shows a block diagram of a framework to connect north and south bridges according to the invention.
- In FIG. 2, a block diagram of a framework to connect the south and north bridge is shown. The structure of FIG. 2 uses the concept of inversing the
south bridge 20′ illustrated in FIG. 1B. Thesouth bridge 50 andnorth bridge 40 are both operated on thePCI bus 62, so that the request signal of the directmemory access engine 500 of thesouth bridge 50 can only be output from thePCI bus 62. Theoutput terminal 501 a of the up/downcontroller 501 is therefore disabled. As a result, the signal of the output terminal of the directmemory access engine 500 has to be transmitted from anotheroutput terminal 501 b of the up/downcontroller 501 through thePCI master controller 502 first, then to thePCI bus 62. The north bridge and other PCI compatible devices are all connected to thePCI bus 62, therefore the DMA request signal can be sent to the PCI bus and each apparatus can then extract the DMA request signal from thePCI bus 62. ThePCI response 504 is also disabled, so that a response to thePCI bus 62 is sent by thePCI response 402 of thenorth bridge 40 to avoid thePCI responses PCI bus 62 is dominated by themain bus arbiter 404 of thenorth bridge 40 as the master bus arbiter. When thesouth bridge 50 requests using thePCI bus 62, thesub-bus arbiter 506 sends a first request signal and receives a first grant signal to determine whether the right of using thePCI bus 62 is obtained. It is known to people of ordinary skill in the art that the request signal can be output from thegrant signal terminal 54, while the grant signal can be received by therequest signal terminal 56. When the master bus arbiter and the sub-bus arbiter are serially connected, thesub-bus arbiter 506 sends the first request signal via one of therequest signal terminals 56, and receives a first grant signal via one of thegrant signal terminals 54. When the master bus arbiter has to connect many PCI compatible apparatuses and there are not enough pins, thesub-bus arbiter 506 can be connected to themaster bus arbiter 404 in series, so as to provide additional pins for the PCI compatible apparatuses. The PCI compatible apparatuses then send request signals to themaster bus arbiter 404 via thesub-bus arbiter 506, and receive grant signals from themaster bus arbiter 404 via thesub-bus arbiter 506. - According to the invention, a framework with multiple selections to connect between south and north bridges is provided. The manufacturers fabricating PCI bus chips and motherboards do not have to control two kinds of bus control chips. Instead, only one PCI bus control chip is required that operates under two modes. The labor and cost consumption is greatly saved, and the risk of large inventory is eliminated.
- Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples are to be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Claims (17)
1. A framework for a south bridge and a north bridge connecting, comprising:
a north bridge, including:
a memory controller, connected to a random access memory to control memory access;
a PCI response, connected to said memory controller and a PCI bus for data response process; and
a master bus arbiter, connected to said PCI response and having a plurality of request signal terminals and a plurality of grant signal terminals respectively connected to apparatuses on said PCI bus to arbiter said right of using said PCI bus for said apparatus; and
a south bridge with a high speed bus interface, including:
a direct memory access engine, with an output terminal to output a direct memory access request signal;
an up/down controller, connected to said output terminal of said direct memory access engine to receive said direct memory access request signal to control data transmission direction, said up/down controller having a plurality of output terminals;
a PCI master controller, connected to said PCI bus and one of said output terminals of said up/down controller, so as to automatically output a data access transaction to said PCI bus when said output terminal is outputting said direct memory access request signal; and
a sub-bus arbiter, connected to said PCI master controller and having a plurality of request signal terminals and a plurality of grant signals respectively connected to said master bus arbiter of said north bridge.
2. The framework according to claim 1 , wherein said south bridge further comprises a PCI response connected to said PCI bus as said PCI master controller to respond to requests sent from said apparatuses on said PCI bus.
3. The framework according to claim 2 , wherein said PCI response is disabled.
4. The framework according to claim 1 , wherein one of said output terminals of said up/down controller is connected to said high speed bus interface, and another is connected to said PCI master controller.
5. The framework according to claim 4 , wherein said output terminal connected to said high speed bus interface is disabled.
6. The framework according to claim 1 , wherein said request signal terminals and said grant signal terminals of said master bus arbiter are simultaneously connected to said request signal terminals and said grant signal terminals of said sub-bus arbiter.
7. The framework according to claim 6 , wherein said master bus arbiter controls operations of said sub-bus arbiter to ensure a fluent data access of said apparatuses on said PCI bus, said south bridge and said north bridge.
8. The framework according to claim 7 , wherein said sub-bus arbiter is connected to said PCI master controller to request a redirection of data transmission.
9. A framework, comprising:
a north bridge with a high speed bus interface, including:
a memory controller, connected to a random access memory to control memory access, so as to determine whether data transmission on a PCI bus is granted;
a high speed bus, connected to said north bridge for data transmission thereof; and
a south bridge with a high speed bus interface, including:
a direct memory access engine, with an output terminal to output a direct memory access request signal;
an up/down controller, connected to said output terminal of said direct memory access engine to receive said direct memory access request signal to control data transmission direction, said up/down controller having a plurality of output terminals, and one of which is connected to said high speed bus for high speed data transmission to said north bridge;
a PCI master controller, connected to said PCI bus and another output terminal of said up/down controller, so as to automatically output a data access transaction to said PCI bus when said output terminal is outputting said direct memory access request signal; and
a sub-bus arbiter, connected to said PCI master controller and having a plurality of request signal terminals and a plurality of grant signals respectively connected to said master bus arbiter of said north bridge.
10. The framework according to claim 9 , wherein said up/down controller builds up a data access to said north bridge according to said direct memory access request output from said direct memory access engine.
11. The framework according to claim 9 , wherein said up/down controller builds up a data access to said PCI bus according to said direct memory access request output from said direct memory access engine.
12. The framework according to claim 9 , wherein said south bridge further comprises a PCI response connected to said PCI bus as said PCI master controller to respond to requests sent from said apparatuses on said PCI bus.
13. A framework, comprising:
a north bridge, providing either one of a high speed bus interface and a PCI bus interface; and
a south bridge, having both a high speed bus interface and a PCI bus interface, to selectively provide compliance with said interface provided by said north bridge.
14. The framework according to claim 13 , wherein said south bridge further comprises:
a direct memory access engine, with an output terminal to output a direct memory access request signal;
an up/down controller, connected to said output terminal of said direct memory access engine to receive said direct memory access request signal to control data transmission direction, said up/down controller having a plurality of output terminals;
a PCI master controller, connected to said PCI bus and another output terminal of said up/down controller, so as to automatically output a data access transaction to said PCI bus when said output terminal is outputting said direct memory access request signal; and
a sub-bus arbiter, connected to said PCI master controller and having a plurality of request signal terminals and a plurality of grant signals respectively connected to said master bus arbiter of said north bridge.
15. The framework according to claim 14 , wherein said south bridge further comprises a PCI response connected to said PCI bus as said PCI master controller to respond requests sent from said apparatuses on said PCI bus.
16. The framework according to claim 15 , wherein said PCI response is disabled.
17. The framework according to claim 4 , wherein one of said output terminals of said up/down controller is connected to said high speed bus interface, and another output terminal of said up/down controller is coupled to said PCI master controller.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/923,518 US20020023190A1 (en) | 2000-08-11 | 2001-08-07 | Framework with multiple selections for south bridge and north bridge connecting |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US22501800P | 2000-08-11 | 2000-08-11 | |
TW090117039A TW523669B (en) | 2000-08-11 | 2001-07-12 | South bridge chip and north bridge chip connection architecture for multiple selections |
TW90117039 | 2001-07-12 | ||
US09/923,518 US20020023190A1 (en) | 2000-08-11 | 2001-08-07 | Framework with multiple selections for south bridge and north bridge connecting |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020023190A1 true US20020023190A1 (en) | 2002-02-21 |
Family
ID=27804804
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/922,046 Expired - Lifetime US7054984B2 (en) | 2000-08-11 | 2001-08-03 | Structure and method for extended bus and bridge in the extended bus |
US09/922,045 Expired - Lifetime US6836812B2 (en) | 2000-08-11 | 2001-08-03 | Sequencing method and bridging system for accessing shared system resources |
US09/922,092 Abandoned US20020019899A1 (en) | 2000-08-11 | 2001-08-03 | Method of bus priority arbitration |
US09/923,518 Abandoned US20020023190A1 (en) | 2000-08-11 | 2001-08-07 | Framework with multiple selections for south bridge and north bridge connecting |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/922,046 Expired - Lifetime US7054984B2 (en) | 2000-08-11 | 2001-08-03 | Structure and method for extended bus and bridge in the extended bus |
US09/922,045 Expired - Lifetime US6836812B2 (en) | 2000-08-11 | 2001-08-03 | Sequencing method and bridging system for accessing shared system resources |
US09/922,092 Abandoned US20020019899A1 (en) | 2000-08-11 | 2001-08-03 | Method of bus priority arbitration |
Country Status (2)
Country | Link |
---|---|
US (4) | US7054984B2 (en) |
TW (4) | TW515960B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030115398A1 (en) * | 2001-12-14 | 2003-06-19 | Via Technologies, Inc. | Method of hot switching data transfer rate on bus |
US20060265541A1 (en) * | 2002-03-22 | 2006-11-23 | Wang Jennifer C | Method and apparatus for generating traffic in an electronic bridge via a local controller |
US20110202703A1 (en) * | 2010-02-15 | 2011-08-18 | International Business Machines Corporation | Reliability of a computer system employing pci express devices |
US11113214B2 (en) * | 2019-08-23 | 2021-09-07 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd | Controlling data transfers between a tier of persistent data storage and processor memory with a high-speed fabric controller |
US11194493B2 (en) * | 2019-09-03 | 2021-12-07 | Innodisk Corporation | Data storage system capable of using high speed channel to access data, and using low speed channel to manage data exchanging, copying, and moving |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1343870A4 (en) * | 2000-11-09 | 2005-07-13 | Univ Queensland | Bacterial expression systems |
US7114054B2 (en) * | 2003-05-09 | 2006-09-26 | Hewlett-Packard Development Company, L.P. | Systems and methods for increasing transaction entries in a hardware queue |
US7447205B2 (en) * | 2003-05-09 | 2008-11-04 | Hewlett-Packard Development Company, L.P. | Systems and methods to insert broadcast transactions into a fast data stream of transactions |
US20040225707A1 (en) * | 2003-05-09 | 2004-11-11 | Chong Huai-Ter Victor | Systems and methods for combining a slow data stream and a fast data stream into a single fast data stream |
US6996654B2 (en) * | 2003-05-09 | 2006-02-07 | Hewlett-Packard Development Company, L.P. | Systems and methods for generating multiple transaction identifiers to reduced latency in computer architecture |
TWI237765B (en) * | 2003-11-03 | 2005-08-11 | Via Tech Inc | Adapting device for use in a computer system |
JP4847036B2 (en) * | 2005-03-30 | 2011-12-28 | キヤノン株式会社 | Control device for arbitrating bus access and control method for data processing device |
JP5239769B2 (en) | 2008-11-14 | 2013-07-17 | 富士通株式会社 | Request order control system, request order control method, and request order control program |
CN101872308A (en) * | 2009-04-25 | 2010-10-27 | 鸿富锦精密工业(深圳)有限公司 | Memory bar control system and control method thereof |
US20100306442A1 (en) * | 2009-06-02 | 2010-12-02 | International Business Machines Corporation | Detecting lost and out of order posted write packets in a peripheral component interconnect (pci) express network |
US9558030B2 (en) | 2011-11-09 | 2017-01-31 | Intel Corporation | Method, apparatus, and system to handle transactions received after a configuration change request |
US10514713B2 (en) * | 2012-09-15 | 2019-12-24 | Ademco Inc. | Mailbox data storage system |
US9430415B2 (en) * | 2013-06-14 | 2016-08-30 | Globalfoundries Inc. | Concurrent dumping of large address space |
US20150033234A1 (en) * | 2013-07-23 | 2015-01-29 | Qualcomm Incorporated | Providing queue barriers when unsupported by an i/o protocol or target device |
CN104375964A (en) * | 2013-08-12 | 2015-02-25 | 联想(北京)有限公司 | Electronic equipment and data interaction method |
US11206314B2 (en) | 2018-01-16 | 2021-12-21 | Wipro Limited | Method, device, and system for predicting and caching user activity for seamless user experience within vehicles |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6134625A (en) * | 1998-02-18 | 2000-10-17 | Intel Corporation | Method and apparatus for providing arbitration between multiple data streams |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5787264A (en) * | 1995-05-08 | 1998-07-28 | Apple Computer, Inc. | Method and apparatus for arbitrating access to a shared bus |
US5640519A (en) * | 1995-09-15 | 1997-06-17 | Intel Corporation | Method and apparatus to improve latency experienced by an agent under a round robin arbitration scheme |
US5889970A (en) * | 1997-05-09 | 1999-03-30 | Compaq Computer Corp. | Dual purpose apparatus, method and system for accelerated graphics port and peripheral component interconnect |
US5857086A (en) * | 1997-05-13 | 1999-01-05 | Compaq Computer Corp. | Apparatus method and system for peripheral component interconnect bus using accelerated graphics port logic circuits |
US5892964A (en) * | 1997-06-30 | 1999-04-06 | Compaq Computer Corp. | Computer bridge interfaces for accelerated graphics port and peripheral component interconnect devices |
US6138207A (en) * | 1997-11-15 | 2000-10-24 | Creative Technology Ltd. | Interpolation looping of audio samples in cache connected to system bus with prioritization and modification of bus transfers in accordance with loop ends and minimum block sizes |
US6070207A (en) * | 1998-01-26 | 2000-05-30 | Intel Corporation | Hot plug connected I/O bus for computer system |
US6088751A (en) * | 1998-02-12 | 2000-07-11 | Vlsi Technology, Inc. | Highly configurable bus priority arbitration system |
US6202101B1 (en) * | 1998-09-30 | 2001-03-13 | Compaq Computer Corporation | System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom |
US6499079B1 (en) * | 1998-11-23 | 2002-12-24 | Advanced Micro Devices, Inc. | Subordinate bridge structure for a point-to-point computer interconnection bus |
JP2000242612A (en) * | 1999-02-25 | 2000-09-08 | Sega Enterp Ltd | System sharing memory and bus |
US6697904B1 (en) * | 2000-03-28 | 2004-02-24 | Intel Corporation | Preventing starvation of agents on a bus bridge |
US6789154B1 (en) * | 2000-05-26 | 2004-09-07 | Ati International, Srl | Apparatus and method for transmitting data |
US6670958B1 (en) * | 2000-05-26 | 2003-12-30 | Ati International, Srl | Method and apparatus for routing data to multiple graphics devices |
US6826644B1 (en) * | 2000-08-10 | 2004-11-30 | Serverworks Corporation | Peripheral component interconnect arbiter implementation with dynamic priority scheme |
US20020138790A1 (en) * | 2001-03-26 | 2002-09-26 | Satyanarayana Nishtala | Apparatus and method for managing errors on a point-to-point interconnect |
-
2001
- 2001-03-12 TW TW090105671A patent/TW515960B/en not_active IP Right Cessation
- 2001-05-03 TW TW090110586A patent/TW548552B/en not_active IP Right Cessation
- 2001-07-12 TW TW090117039A patent/TW523669B/en not_active IP Right Cessation
- 2001-07-26 TW TW090118272A patent/TW521186B/en not_active IP Right Cessation
- 2001-08-03 US US09/922,046 patent/US7054984B2/en not_active Expired - Lifetime
- 2001-08-03 US US09/922,045 patent/US6836812B2/en not_active Expired - Lifetime
- 2001-08-03 US US09/922,092 patent/US20020019899A1/en not_active Abandoned
- 2001-08-07 US US09/923,518 patent/US20020023190A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6134625A (en) * | 1998-02-18 | 2000-10-17 | Intel Corporation | Method and apparatus for providing arbitration between multiple data streams |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030115398A1 (en) * | 2001-12-14 | 2003-06-19 | Via Technologies, Inc. | Method of hot switching data transfer rate on bus |
US7107373B2 (en) * | 2001-12-14 | 2006-09-12 | Via Technologies, Inc. | Method of hot switching data transfer rate on bus |
US20060206644A1 (en) * | 2001-12-14 | 2006-09-14 | Chau-Chad Tsai | Method of hot switching data transfer rate on bus |
US8060676B2 (en) * | 2001-12-14 | 2011-11-15 | Via Technologies, Inc. | Method of hot switching data transfer rate on bus |
US20060265541A1 (en) * | 2002-03-22 | 2006-11-23 | Wang Jennifer C | Method and apparatus for generating traffic in an electronic bridge via a local controller |
US7346725B2 (en) * | 2002-03-22 | 2008-03-18 | Intel Corporation | Method and apparatus for generating traffic in an electronic bridge via a local controller |
US20110202703A1 (en) * | 2010-02-15 | 2011-08-18 | International Business Machines Corporation | Reliability of a computer system employing pci express devices |
US8539134B2 (en) * | 2010-02-15 | 2013-09-17 | International Business Machines Corporation | PCI express multiplier device |
US11113214B2 (en) * | 2019-08-23 | 2021-09-07 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd | Controlling data transfers between a tier of persistent data storage and processor memory with a high-speed fabric controller |
US11194493B2 (en) * | 2019-09-03 | 2021-12-07 | Innodisk Corporation | Data storage system capable of using high speed channel to access data, and using low speed channel to manage data exchanging, copying, and moving |
Also Published As
Publication number | Publication date |
---|---|
US20020019903A1 (en) | 2002-02-14 |
TW521186B (en) | 2003-02-21 |
TW548552B (en) | 2003-08-21 |
US20020019899A1 (en) | 2002-02-14 |
TW515960B (en) | 2003-01-01 |
US7054984B2 (en) | 2006-05-30 |
TW523669B (en) | 2003-03-11 |
US6836812B2 (en) | 2004-12-28 |
US20040225784A1 (en) | 2004-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20020023190A1 (en) | Framework with multiple selections for south bridge and north bridge connecting | |
US8812758B2 (en) | Mechanism to flexibly support multiple device numbers on point-to-point interconnect upstream ports | |
US7743172B2 (en) | Die-to-die interconnect interface and protocol for stacked semiconductor dies | |
JP4142950B2 (en) | Apparatus for achieving a buffered daisy chain connection between a memory controller and a memory module | |
US7269088B2 (en) | Identical chips with different operations in a system | |
US5748945A (en) | Method for slave DMA emulation on a computer system bus | |
JP2000082035A (en) | Method and system for supporting plural peripheral components interconnect buses supporting various frequency operations | |
EP1963977B1 (en) | Memory systems with memory chips down and up | |
US5134706A (en) | Bus interface interrupt apparatus | |
JPS61500569A (en) | interrupt bus device | |
US5566345A (en) | SCSI bus capacity expansion controller using gating circuits to arbitrate DMA requests from a plurality of disk drives | |
US6959354B2 (en) | Effective bus utilization using multiple bus interface circuits and arbitration logic circuit | |
US20050235117A1 (en) | Memory with single and dual mode access | |
EP0800139A2 (en) | Programmable read/write access signal and method therefor | |
US20050223121A1 (en) | Pin-sharing system | |
JPH11328100A (en) | Digital signal processor | |
US10176133B2 (en) | Smart device with no AP | |
JPS63175962A (en) | Direct memory access controller | |
US6678780B1 (en) | Method and apparatus for supporting multiple bus masters with the accelerated graphics protocol (AGP) bus | |
US6311247B1 (en) | System for bridging a system bus with multiple PCI buses | |
US6081861A (en) | PCI migration support of ISA adapters | |
US6240476B1 (en) | Dynamic allocation of bus master control lines to peripheral devices | |
US20020178317A1 (en) | System and method for defining private functions of a multi-function peripheral device | |
US6804737B2 (en) | Methods and systems for intelligent I/O controller with channel expandability via master/slave configuration | |
US7360007B2 (en) | System including a segmentable, shared bus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VIA TECHNOLOGIES, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PENG, SHENG-CHANG;REEL/FRAME:012071/0101 Effective date: 20010728 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |