US20020036532A1 - Modified phase interpolator and method to use same in high-speed,low power applications - Google Patents
Modified phase interpolator and method to use same in high-speed,low power applications Download PDFInfo
- Publication number
- US20020036532A1 US20020036532A1 US09/575,585 US57558500A US2002036532A1 US 20020036532 A1 US20020036532 A1 US 20020036532A1 US 57558500 A US57558500 A US 57558500A US 2002036532 A1 US2002036532 A1 US 2002036532A1
- Authority
- US
- United States
- Prior art keywords
- phase
- phase interpolator
- switches
- cross
- clock phases
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
- H03K3/0322—Ring oscillators with differential cells
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0998—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator using phase interpolation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
- H03K2005/00208—Layout of the delay element using FET's using differential stages
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Definitions
- FIG. 1 illustrates typical waveforms of incoming data and a “recovered clock”.
- the clock recovery circuit can be implemented either as a phase-locked loop (PLL) or as delay-locked loop (DLL) (see, for example, Thomas H. Lee et al., “ A 2.5 V CMOS delay - locked loop for an 18 Mbit, 500 Megabyte/s DRAM”, IEEE Journal of Solid-State Circuits, vol. 29, no. 12, pp. 1491-1496, December 1994). While a PLL 10 is illustrated in FIG. 2, a DLL 20 is illustrated in FIG. 3. A key component in either implementation is a delay cell. Specifically, as illustrated in FIG. 2, in a PLL 10 , several delay cells 12 are connected in a closed loop 14 to form a voltage-controlled oscillator (VCO) 16 .
- VCO voltage-controlled oscillator
- the oscillation frequency is controlled by adjusting a control voltage that is sent to the delay cells 12 .
- the VCO 16 is replaced by a variable delay line (VDL) 22 .
- the VDL 22 included in a DLL 20 is similar to a VCO 16 which is included in a PLL 10 except the delay cells 12 are not wrapped around (i.e., there is no feedback 14 from the output of the last delay cell to the input of the first delay cell—compare FIG. 3 to FIG. 2).
- Both the VCO 16 and VDL 22 present disadvantages.
- the main disadvantage of a VCO 16 is its sensitivity to noise. Specifically, due to its closed-loop topology (i.e.
- VDL 22 avoids this problem because the output of the last delay cell is not looped back.
- the VDL 22 presents a different disadvantage. Because the total adjustable delay range of a VDL 22 is finite, the DLL 20 must be designed to operate within the delay range of its VDL 22 . Designing the DLL as such can be a relatively difficult task since the delay range of a VDL depends on many variables, such as temperature.
- phase interpolator In recent years, designers have attempted to replace VCO's and VDL's with a phase interpolator (see, for example, Lee et al., id.). As shown in FIG. 4, a phase interpolator generates a new clock phase (“Out”) which locates between two input clock phases ( ⁇ 0 and ⁇ 1).
- a phase interpolator can be configured for analog control or digital control.
- a possible circuit implementation of a phase interpolator 30 a with analog control is illustrated in FIG. 5, while a possible circuit implementation of a phase interpolator 30 b with digital control is illustrated in FIG. 6.
- phase interpolators which are used to replace VCO's and VDL's generally consume a lot of power and cannot be used in applications where the data rates are high.
- phase interpolator which can be used in applications where the data rates are high.
- Another object of an embodiment of the present invention to provide a phase interpolator which does not consume a lot of power.
- an embodiment of the present invention provides a phase interpolator which includes cross-coupled switches and is configured to receive a plurality of input clock phases and generate a new output clock phase based on the input clock phases which are selected.
- the cross-coupled switches receive the input clock phases and are controlled by selection inputs to select which input clock phases are used to generate the new output clock phase.
- the phase interpolator may be configured to receive four clock phases, but preferably is configured to receive eight clock phases.
- the phase interpolator includes eight cross-coupled switches, such as two sets of four cross-coupled switches.
- each set of switches is controlled by a different selection input.
- a first selection input controls one set of four cross-coupled switches
- second selection input controls the other set of four cross-coupled switches.
- each pair may be configured to receive a given, pre-determined clock phase (if the phase interpolator is configured to receive four clock phases), or a selector device such as a multiplexer can be connected to each pair of switches such that a clock phase can be selected from a plurality of clock phases (such as where the phase interpolator is configured to receive eight clock phases).
- the phase interpolator may be configured for analog or digital control. In order to strobe data effectively, two phase interpolators may be provided, wherein each phase interpolator receives the same clock phases and is controlled by the same selection inputs.
- FIG. 1 illustrates two waveforms—one corresponding to incoming data and another corresponding to a recovered clock
- FIG. 2 is a schematic diagram illustrating a Phase-Locked Loop (PLL);
- FIG. 3 is a schematic diagram illustrating a Delay-Locked Loop (DLL);
- DLL Delay-Locked Loop
- FIG. 4 is a schematic diagram illustrating a new output clock phase (“Out”) which is located between two input clock phases (“ ⁇ 0” and “ ⁇ 1”);
- FIG. 5 is a schematic diagram illustrating a phase interpolator with analog control
- FIG. 6 is a schematic diagram illustrating a phase interpolator with digital control
- FIG. 7 is a schematic diagram illustrating a phase interpolator with a 360-degree range
- FIG. 8 illustrates four waveforms (“ ⁇ 0”, “ ⁇ 1”, “ ⁇ 0B” and “ ⁇ 1B”) corresponding to input clock phases of the phase interpolator illustrated in FIG. 7;
- FIG. 9 is a signal chart which relates to the phase interpolator illustrated in FIG. 7;
- FIG. 10 is a schematic diagram showing the phase interpolator of FIG. 7 connected to a voltage controlled oscillator (VCO), wherein the VCO provides four input clock phases to the phase interpolator;
- VCO voltage controlled oscillator
- FIG. 11 is a schematic diagram showing a pair of phase interpolators connected to a VCO, wherein the VCO provides eight input clock phases to each of the phase interpolators;
- FIG. 12 illustrates eight waveforms (“ ⁇ 0”, “ ⁇ 1”, “ ⁇ 2”, “ ⁇ 3”, “ ⁇ 0B”, “ ⁇ 1B”, “ ⁇ 2B”, “ ⁇ 3B”), each 45 degrees apart, corresponding to input clock phases of the phase interpolators illustrated in FIG. 11;
- FIG. 13 is a signal chart which relates to the phase interpolator which is on the left in FIG. 11;
- FIG. 14 is a signal chart which relates to the phase interpolator which is on the right in FIG. 11;
- FIG. 15 is a schematic diagram showing a phase interpolator that includes eight cross-coupled switches
- FIG. 16 is a schematic diagram showing a pair of phase interpolators connected to a VCO, wherein each phase interpolator is like that shown in FIG. 15, and wherein the VCO provides eight input clock phases to each of the phase interpolators; and
- FIG. 17 is a signal chart which relates to the phase interpolators shown in FIG. 16.
- phase interpolators generates new clock phases between two input clock phases (see FIG. 4 and description above). Since the location of the new clock phase is adjustable, the phase interpolator can be used to replace a VDL. What makes it beneficial to use a phase interpolator as opposed to a VDL is the fact that, with a phase interpolator, an infinite delay range can be implemented.
- FIG. 7 illustrates a phase interpolator 40 with a 360-degree range. Specifically, the phase interpolator 40 has four clock phases, each 90 degrees apart.
- FIG. 8 illustrates the four clock phases—“ ⁇ 0”, “ ⁇ 1”, “ ⁇ 0B” and “ ⁇ 1B”.
- FIG. 9 provides a signal chart relating to the phase interpolator shown in FIG.
- phase interpolator illustrated in FIG. 7 can be used in place of a VCO to eliminate the noise problem presented by the feedback loop (discussed hereinabove).
- the frequency difference between the local clock and the embedded clock in the incoming data must be relatively small.
- the phase interpolator 40 must operate at the same frequency as the incoming data (e.g., 5 Ghz for 5 Gb/s).
- operating the phase interpolator 40 at the wire speed consumes a lot of power, and this further limits the application.
- FIG. 10 illustrates the phase interpolator 40 of FIG. 7 connected to a VCO 50 , thereby forming a test circuit.
- the VCO 50 generates the required 4-phase clocks (see FIG. 8) for the phase interpolator 40 (the VCO 50 actually generates eight clock phases, but only four are used in FIG. 10).
- buffers 52 and selector devices 54 such as multiplexers, are provided between the VCO 50 and phase interpolator 40 .
- the clock phases are buffered first before being fed to the multiplexers 54 so that the speed of the VCO 50 will not be limited by the loading from the multiplexers 54 .
- the phase interpolator 40 uses the two clock phases selected by the multiplexers 54 to generate the output clock phase (“OUT”).
- phase interpolator 40 with all the supporting circuitry shown in FIG. 10, can only go up to 2.7 Ghz with a power dissipation of 22.7 mW (in a 0.18 ⁇ m CMOS process). Unfortunately, the circuit shown in FIG. 10 provides that the phase interpolator 40 is not as fast as desired, and consumes more power than is desirable.
- FIG. 12 illustrates the eight clock phases—“ ⁇ 0”, “ ⁇ 1”, “ ⁇ 2”, “ ⁇ 3”, “ ⁇ 0B”, “ ⁇ 1B”, “ ⁇ 2B” and “ ⁇ 3B”.
- the VCO 50 and phase interpolator can be operated at half of the data rate since each clock period now covers two bit times. In other words, for a 5 Gb/s system, the interpolator only has to operate at 2.5 Ghz. However, since a 180-degree out-of-phase signal (90-degree in this case since each clock period covers two bits) is needed to strobe the data, a second phase interpolator is required.
- FIG. 13 provides a signal chart relating to the phase interpolator 60 which is on the left in FIG. 11, and FIG. 14 provides a signal chart relating to the phase interpolator 70 which is on the right in FIG. 11. While this increases power consumption, the overall power is reduced as a result of operating at half speed.
- AOUT is the signal that is in phase with the data
- BOUT is 90 degrees out of phase and can be used to re-time the data.
- phase interpolator 80 as illustrated in FIG. 15 can be provided.
- the phase interpolator 80 illustrated in FIG. 15 includes eight cross-coupled switches 82 , 84 , 86 , 88 , 90 , 92 , 94 , 96 .
- the purpose of the switches 82 , 84 , 86 , 88 , 90 , 92 , 94 , 96 is to swap inputs when necessary.
- a first selection input “SELC” controls a first set 100 of four cross-coupled switches 82 , 86 , 90 , 94
- a second selection input “SELD” controls a second set 102 of four cross-coupled switches 84 , 88 , 92 , 96 .
- the cross-coupled switches 82 , 84 , 86 , 88 , 90 , 92 , 94 , 96 receive the input clock phases (“ ⁇ 0”, “ ⁇ 1”, “ ⁇ 0B” and “ ⁇ 1B”) and are controlled by the selection inputs (“SELC” and “SELD”) to select which input clock phases are used by the phase interpolator to generate the output clock phase. As shown, each pair of switches—one from each set—is configured to receive the same input clock phase.
- VC is shown as an analog control signal in FIG. 15, it can also be a digital signal as shown in FIG. 6.
- FIG. 16 illustrates how the phase interpolator 80 shown in FIG. 15 can be implemented into the circuit shown in FIG. 11.
- FIG. 17 provides a signal chart relating to the circuit shown in FIG. 16. Instead of totally counting on multiplexers to select the input clock phases (see FIGS. 7, 10 and 11 ), part of the selection is performed in the phase interpolators 110 , 120 , by the cross-coupled switches therein. Consequently, the loading on buffers 52 is reduced by half. Selection inputs “SELA” and “SELB” control the multiplexers 54 in the circuit, and selection inputs “SELC” and “SELD” control the cross-coupled switches in the phase interpolators 110 and 120 . As shown, “AOUT” and “BOUT” remain the same as shown in FIGS.
- phase interpolator shown in FIG. 15 can be used in FIG. 10 to replace the phase interpolator and multiplexers shown in that FIGURE.
- phase interpolator 80 shown in FIG. 15, coupled with the clock phases running at half of the data rate, extends the maximum data rate by a factor of two for a given process technology. It also provides the following advantages over traditional approaches: For a given data rate, power consumption is reduced by half, better output linearity is achieved since the output phase is interpolated between two input clock phases that are 45 degrees apart instead of 90 degrees apart, and it is easier to share a single VCO among several phase interpolators (when many data channels are integrated into a single chip) since it is easier to distribute slower clocks.
Abstract
Description
- In many applications, a clock recovery circuit is required to recover an embedded clock signal from an incoming data stream. The embedded clock signal which is extracted from the data stream is often referred to as the “recovered clock.” FIG. 1 illustrates typical waveforms of incoming data and a “recovered clock”.
- Depending on the application, the clock recovery circuit can be implemented either as a phase-locked loop (PLL) or as delay-locked loop (DLL) (see, for example, Thomas H. Lee et al., “A 2.5 V CMOS delay-locked loop for an 18 Mbit, 500 Megabyte/s DRAM”, IEEE Journal of Solid-State Circuits, vol. 29, no. 12, pp. 1491-1496, December 1994). While a
PLL 10 is illustrated in FIG. 2, aDLL 20 is illustrated in FIG. 3. A key component in either implementation is a delay cell. Specifically, as illustrated in FIG. 2, in aPLL 10,several delay cells 12 are connected in a closedloop 14 to form a voltage-controlled oscillator (VCO) 16. The oscillation frequency is controlled by adjusting a control voltage that is sent to thedelay cells 12. As illustrated in FIG. 3, in aDLL 20, theVCO 16 is replaced by a variable delay line (VDL) 22. TheVDL 22 included in aDLL 20 is similar to aVCO 16 which is included in aPLL 10 except thedelay cells 12 are not wrapped around (i.e., there is nofeedback 14 from the output of the last delay cell to the input of the first delay cell—compare FIG. 3 to FIG. 2). Both the VCO 16 and VDL 22 present disadvantages. The main disadvantage of aVCO 16 is its sensitivity to noise. Specifically, due to its closed-loop topology (i.e. as a result of the feedback 14), any noise coupled into theVCO 16 will circulate around theloop 14 and, depending on the time constant of thePLL 10, could take a long time to diminish. AVDL 22 avoids this problem because the output of the last delay cell is not looped back. However, the VDL 22 presents a different disadvantage. Because the total adjustable delay range of aVDL 22 is finite, theDLL 20 must be designed to operate within the delay range of itsVDL 22. Designing the DLL as such can be a relatively difficult task since the delay range of a VDL depends on many variables, such as temperature. - In recent years, designers have attempted to replace VCO's and VDL's with a phase interpolator (see, for example, Lee et al., id.). As shown in FIG. 4, a phase interpolator generates a new clock phase (“Out”) which locates between two input clock phases (φ0 and φ1). A phase interpolator can be configured for analog control or digital control. A possible circuit implementation of a
phase interpolator 30 a with analog control is illustrated in FIG. 5, while a possible circuit implementation of a phase interpolator 30 b with digital control is illustrated in FIG. 6. Unfortunately, phase interpolators which are used to replace VCO's and VDL's generally consume a lot of power and cannot be used in applications where the data rates are high. - It is an object of an embodiment of the present invention to provide a phase interpolator which can be used in applications where the data rates are high.
- Another object of an embodiment of the present invention to provide a phase interpolator which does not consume a lot of power.
- Briefly, and in accordance with at least one of the foregoing objects, an embodiment of the present invention provides a phase interpolator which includes cross-coupled switches and is configured to receive a plurality of input clock phases and generate a new output clock phase based on the input clock phases which are selected. The cross-coupled switches receive the input clock phases and are controlled by selection inputs to select which input clock phases are used to generate the new output clock phase.
- The phase interpolator may be configured to receive four clock phases, but preferably is configured to receive eight clock phases. Preferably, the phase interpolator includes eight cross-coupled switches, such as two sets of four cross-coupled switches. Preferably, each set of switches is controlled by a different selection input. Hence, a first selection input controls one set of four cross-coupled switches, and second selection input controls the other set of four cross-coupled switches. Preferably, each pair of switches—wherein each pair includes a switch from each set—is configured to receive the same clock phase. Specifically, each pair may be configured to receive a given, pre-determined clock phase (if the phase interpolator is configured to receive four clock phases), or a selector device such as a multiplexer can be connected to each pair of switches such that a clock phase can be selected from a plurality of clock phases (such as where the phase interpolator is configured to receive eight clock phases). The phase interpolator may be configured for analog or digital control. In order to strobe data effectively, two phase interpolators may be provided, wherein each phase interpolator receives the same clock phases and is controlled by the same selection inputs.
- The present invention and the advantages thereof will become more apparent upon consideration of the following detailed description when taken in conjunction with the accompanying drawings of which:
- FIG. 1 illustrates two waveforms—one corresponding to incoming data and another corresponding to a recovered clock;
- FIG. 2 is a schematic diagram illustrating a Phase-Locked Loop (PLL);
- FIG. 3 is a schematic diagram illustrating a Delay-Locked Loop (DLL);
- FIG. 4 is a schematic diagram illustrating a new output clock phase (“Out”) which is located between two input clock phases (“φ0” and “φ1”);
- FIG. 5 is a schematic diagram illustrating a phase interpolator with analog control;
- FIG. 6 is a schematic diagram illustrating a phase interpolator with digital control;
- FIG. 7 is a schematic diagram illustrating a phase interpolator with a 360-degree range;
- FIG. 8 illustrates four waveforms (“φ0”, “φ1”, “φ0B” and “φ1B”) corresponding to input clock phases of the phase interpolator illustrated in FIG. 7;
- FIG. 9 is a signal chart which relates to the phase interpolator illustrated in FIG. 7;
- FIG. 10 is a schematic diagram showing the phase interpolator of FIG. 7 connected to a voltage controlled oscillator (VCO), wherein the VCO provides four input clock phases to the phase interpolator;
- FIG. 11 is a schematic diagram showing a pair of phase interpolators connected to a VCO, wherein the VCO provides eight input clock phases to each of the phase interpolators;
- FIG. 12 illustrates eight waveforms (“φ0”, “φ1”, “φ2”, “φ3”, “φ0B”, “φ1B”, “φ2B”, “φ3B”), each 45 degrees apart, corresponding to input clock phases of the phase interpolators illustrated in FIG. 11;
- FIG. 13 is a signal chart which relates to the phase interpolator which is on the left in FIG. 11;
- FIG. 14 is a signal chart which relates to the phase interpolator which is on the right in FIG. 11;
- FIG. 15 is a schematic diagram showing a phase interpolator that includes eight cross-coupled switches;
- FIG. 16 is a schematic diagram showing a pair of phase interpolators connected to a VCO, wherein each phase interpolator is like that shown in FIG. 15, and wherein the VCO provides eight input clock phases to each of the phase interpolators; and
- FIG. 17 is a signal chart which relates to the phase interpolators shown in FIG. 16.
- While the invention may be susceptible to embodiment in different forms, there is shown in the drawings, and herein will be described in detail, specific embodiments with the understanding that the present disclosure is to be considered an exemplification of the principles of the invention, and is not intended to limit the invention to that as illustrated and described herein.
- As discussed above, phase interpolators generates new clock phases between two input clock phases (see FIG. 4 and description above). Since the location of the new clock phase is adjustable, the phase interpolator can be used to replace a VDL. What makes it beneficial to use a phase interpolator as opposed to a VDL is the fact that, with a phase interpolator, an infinite delay range can be implemented. FIG. 7 illustrates a
phase interpolator 40 with a 360-degree range. Specifically, thephase interpolator 40 has four clock phases, each 90 degrees apart. FIG. 8 illustrates the four clock phases—“φ0”, “φ1”, “φ0B” and “φ1B”. FIG. 9 provides a signal chart relating to the phase interpolator shown in FIG. 7, and the signal chart lists the possible values of input control signals or selection inputs “SELA” and “SELB”, the values of internal signals “IN1”, “IN2”, “IN3” and “IN4”, and the resulting output phase. By selecting which clock phase is fed to the phase interpolator, a new clock phase can be generated at any location, from 0 to 360 degrees. This is equivalent to an infinite delay range. It should be noted that the 360-degree coverage is independent of process, temperature and supply voltage variations. - In a PLL, the phase interpolator illustrated in FIG. 7 can be used in place of a VCO to eliminate the noise problem presented by the feedback loop (discussed hereinabove). However, the frequency difference between the local clock and the embedded clock in the incoming data must be relatively small. Unfortunately, the
phase interpolator 40 must operate at the same frequency as the incoming data (e.g., 5 Ghz for 5 Gb/s). Moreover, operating thephase interpolator 40 at the wire speed consumes a lot of power, and this further limits the application. - FIG. 10 illustrates the
phase interpolator 40 of FIG. 7 connected to aVCO 50, thereby forming a test circuit. TheVCO 50 generates the required 4-phase clocks (see FIG. 8) for the phase interpolator 40 (theVCO 50 actually generates eight clock phases, but only four are used in FIG. 10). As shown, buffers 52 andselector devices 54, such as multiplexers, are provided between theVCO 50 andphase interpolator 40. The clock phases are buffered first before being fed to themultiplexers 54 so that the speed of theVCO 50 will not be limited by the loading from themultiplexers 54. Thephase interpolator 40 uses the two clock phases selected by themultiplexers 54 to generate the output clock phase (“OUT”). - Transistor-level simulations showed that the
phase interpolator 40, with all the supporting circuitry shown in FIG. 10, can only go up to 2.7 Ghz with a power dissipation of 22.7 mW (in a 0.18 μm CMOS process). Unfortunately, the circuit shown in FIG. 10 provides that thephase interpolator 40 is not as fast as desired, and consumes more power than is desirable. - As shown in FIG. 11, instead of using only four clock phases from the VCO (see FIG. 10), it is possible to utilize all eight clock phases. FIG. 12 illustrates the eight clock phases—“φ0”, “φ1”, “φ2”, “φ3”, “φ0B”, “φ1B”, “φ2B” and “φ3B”. This provides that the
VCO 50 and phase interpolator can be operated at half of the data rate since each clock period now covers two bit times. In other words, for a 5 Gb/s system, the interpolator only has to operate at 2.5 Ghz. However, since a 180-degree out-of-phase signal (90-degree in this case since each clock period covers two bits) is needed to strobe the data, a second phase interpolator is required. FIG. 13 provides a signal chart relating to thephase interpolator 60 which is on the left in FIG. 11, and FIG. 14 provides a signal chart relating to thephase interpolator 70 which is on the right in FIG. 11. While this increases power consumption, the overall power is reduced as a result of operating at half speed. In FIG. 11, “AOUT” is the signal that is in phase with the data, and “BOUT” is 90 degrees out of phase and can be used to re-time the data. - As shown in FIG. 11, the loading at the outputs of the
buffers 52 is twice what it was in FIG. 10. This will limit the maximum speed we can achieve since the buffers will have to be twice as big as they were before which, in turn, will increase the loading on theVCO 50. To overcome this loading problem, aphase interpolator 80 as illustrated in FIG. 15 can be provided. Thephase interpolator 80 illustrated in FIG. 15 includes eightcross-coupled switches switches sets first set 100 of fourcross-coupled switches second set 102 of fourcross-coupled switches - FIG. 16 illustrates how the
phase interpolator 80 shown in FIG. 15 can be implemented into the circuit shown in FIG. 11. FIG. 17 provides a signal chart relating to the circuit shown in FIG. 16. Instead of totally counting on multiplexers to select the input clock phases (see FIGS. 7, 10 and 11), part of the selection is performed in thephase interpolators buffers 52 is reduced by half. Selection inputs “SELA” and “SELB” control themultiplexers 54 in the circuit, and selection inputs “SELC” and “SELD” control the cross-coupled switches in the phase interpolators 110 and 120. As shown, “AOUT” and “BOUT” remain the same as shown in FIGS. 13 and 14. Despite having one more phase interpolator and two more buffers as compared to FIG. 10, transistor-level simulations of the circuit shown in FIG. 16 showed that, at a given data rate, the circuit in FIG. 16 consumes about half of the power consumed by the circuit in FIG. 10. Furthermore, its maximum data rate is twice what can be accomplished previously. Finally, it should be noted that the phase interpolator shown in FIG. 15 can be used in FIG. 10 to replace the phase interpolator and multiplexers shown in that FIGURE. - The
phase interpolator 80 shown in FIG. 15, coupled with the clock phases running at half of the data rate, extends the maximum data rate by a factor of two for a given process technology. It also provides the following advantages over traditional approaches: For a given data rate, power consumption is reduced by half, better output linearity is achieved since the output phase is interpolated between two input clock phases that are 45 degrees apart instead of 90 degrees apart, and it is easier to share a single VCO among several phase interpolators (when many data channels are integrated into a single chip) since it is easier to distribute slower clocks. - While a embodiments of the present invention are shown and described, it is envisioned that those skilled in the art may devise various modifications of the present invention without departing from the spirit and scope of the appended claims.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/575,585 US6359486B1 (en) | 2000-05-22 | 2000-05-22 | Modified phase interpolator and method to use same in high-speed, low power applications |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/575,585 US6359486B1 (en) | 2000-05-22 | 2000-05-22 | Modified phase interpolator and method to use same in high-speed, low power applications |
Publications (2)
Publication Number | Publication Date |
---|---|
US6359486B1 US6359486B1 (en) | 2002-03-19 |
US20020036532A1 true US20020036532A1 (en) | 2002-03-28 |
Family
ID=24300895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/575,585 Expired - Lifetime US6359486B1 (en) | 2000-05-22 | 2000-05-22 | Modified phase interpolator and method to use same in high-speed, low power applications |
Country Status (1)
Country | Link |
---|---|
US (1) | US6359486B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060055430A1 (en) * | 2004-06-12 | 2006-03-16 | Andrew Pickering | Triangulating phase interpolator |
EP1746724A1 (en) * | 2004-05-12 | 2007-01-24 | Thine Electronics, Inc. | Equiphase polyphase clock signal generator circuit and serial digital data receiver circuit using the same |
US20070063687A1 (en) * | 2005-09-20 | 2007-03-22 | Dacheng Zhou | Circuit and method for bias voltage generation |
US9929735B2 (en) * | 2013-11-25 | 2018-03-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Phase correction of multiple phase clock transmission and method for performing the same |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7058150B2 (en) * | 2000-04-28 | 2006-06-06 | Broadcom Corporation | High-speed serial data transceiver and related methods |
US7245638B2 (en) * | 2000-07-21 | 2007-07-17 | Broadcom Corporation | Methods and systems for DSP-based receivers |
US7564866B2 (en) * | 2000-07-21 | 2009-07-21 | Broadcom Corporation | Methods and systems for digitally processing optical data signals |
US6943606B2 (en) * | 2001-06-27 | 2005-09-13 | Intel Corporation | Phase interpolator to interpolate between a plurality of clock phases |
JP4871462B2 (en) * | 2001-09-19 | 2012-02-08 | エルピーダメモリ株式会社 | Interpolation circuit, DLL circuit, and semiconductor integrated circuit |
US6677793B1 (en) | 2003-02-03 | 2004-01-13 | Lsi Logic Corporation | Automatic delay matching circuit for data serializer |
KR20050007617A (en) * | 2003-07-11 | 2005-01-21 | 윤광호 | Frequency Converter having Multi-Phase Mixer |
US6977539B1 (en) | 2003-08-26 | 2005-12-20 | Integrated Device Technology, Inc. | Clock signal generators having programmable full-period clock skew control and methods of generating clock signals having programmable skews |
US7196562B1 (en) | 2003-08-26 | 2007-03-27 | Integrated Device Technology, Inc. | Programmable clock drivers that support CRC error checking of configuration data during program restore operations |
US7151398B2 (en) * | 2003-08-26 | 2006-12-19 | Integrated Device Technology, Inc. | Clock signal generators having programmable full-period clock skew control |
US7187917B2 (en) * | 2004-03-29 | 2007-03-06 | Texas Instruments Incorporated | Current interpolation in multi-phase local oscillator for use with harmonic rejection mixer |
US7123063B2 (en) * | 2004-04-28 | 2006-10-17 | Broadcom Corporation | Supply tracking clock multiplier |
US7498858B2 (en) * | 2004-11-01 | 2009-03-03 | Hewlett-Packard Development Company, L.P. | Interpolator systems with linearity adjustments and related methods |
US8228110B1 (en) | 2004-12-06 | 2012-07-24 | Marvell International Ltd. | Low power, low voltage phase interpolator |
US7205811B2 (en) * | 2005-03-31 | 2007-04-17 | Agere Systems Inc. | Methods and apparatus for maintaining desired slope of clock edges in a phase interpolator using an adjustable bias |
KR100679258B1 (en) * | 2005-04-26 | 2007-02-05 | 삼성전자주식회사 | Delay Lock loop circuits and method for transmitter core clock signals therefore |
US7271969B2 (en) * | 2005-05-05 | 2007-09-18 | Hitachi Global Storage Technologies Netherlands B.V. | Apparatus for providing high speed, linear-phase interpolation |
KR100679261B1 (en) * | 2005-05-10 | 2007-02-05 | 삼성전자주식회사 | Phase interpolation circuits and method for generating interpolation signal therefore |
US7366966B2 (en) * | 2005-10-11 | 2008-04-29 | Micron Technology, Inc. | System and method for varying test signal durations and assert times for testing memory devices |
US7379382B2 (en) * | 2005-10-28 | 2008-05-27 | Micron Technology, Inc. | System and method for controlling timing of output signals |
US7425856B2 (en) * | 2006-06-30 | 2008-09-16 | Agere Systems Inc. | Phase interpolator with output amplitude correction |
US7545188B1 (en) | 2006-08-04 | 2009-06-09 | Integrated Device Technology, Inc | Multiphase clock generator |
US7653167B2 (en) * | 2006-09-07 | 2010-01-26 | Intel Corporation | Phase deglitch circuit for phase interpolator for high-speed serial I/O applications |
US7636803B2 (en) | 2006-09-28 | 2009-12-22 | Advanced Micro Devices, Inc. | Device and method for transferring data between devices |
US7921318B2 (en) | 2007-05-17 | 2011-04-05 | Globalfoundries Inc. | Techniques for integrated circuit clock management using pulse skipping |
US8014485B2 (en) * | 2007-05-17 | 2011-09-06 | Advanced Micro Devices, Inc. | Techniques for integrated circuit clock management using multiple clock generators |
US7831416B2 (en) * | 2007-07-17 | 2010-11-09 | Caterpillar Inc | Probabilistic modeling system for product design |
US8575972B2 (en) * | 2009-03-23 | 2013-11-05 | Advanced Micro Devices, Inc. | Digital frequency synthesizer device and method thereof |
US7994837B1 (en) * | 2009-08-07 | 2011-08-09 | Altera Corporation | Techniques for phase interpolation |
US8294500B1 (en) * | 2009-10-27 | 2012-10-23 | Altera Corporation | Multi-phase interpolators and related methods |
CN114629496A (en) * | 2020-12-11 | 2022-06-14 | 扬智科技股份有限公司 | Phase interpolation device and clock signal selector thereof |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3829164C1 (en) * | 1988-08-27 | 1989-08-10 | Ant Nachrichtentechnik Gmbh, 7150 Backnang, De | |
DE3917714A1 (en) * | 1989-05-31 | 1990-12-06 | Siemens Ag | MULTIPLIZER CIRCUIT |
JPH06208635A (en) * | 1993-01-11 | 1994-07-26 | Nec Corp | Multiplier |
US5708383A (en) * | 1996-04-26 | 1998-01-13 | Nat Semiconductor Corp | Integrated circuit frequency controlled modulator for use in a phase lock loop |
US6194947B1 (en) * | 1998-07-24 | 2001-02-27 | Global Communication Technology Inc. | VCO-mixer structure |
US6125272A (en) * | 1998-09-25 | 2000-09-26 | Motorola, Inc. | Method and apparatus providing improved intermodulation distortion protection |
-
2000
- 2000-05-22 US US09/575,585 patent/US6359486B1/en not_active Expired - Lifetime
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1746724A1 (en) * | 2004-05-12 | 2007-01-24 | Thine Electronics, Inc. | Equiphase polyphase clock signal generator circuit and serial digital data receiver circuit using the same |
EP1746724A4 (en) * | 2004-05-12 | 2007-05-30 | Thine Electronics Inc | Equiphase polyphase clock signal generator circuit and serial digital data receiver circuit using the same |
US20060055430A1 (en) * | 2004-06-12 | 2006-03-16 | Andrew Pickering | Triangulating phase interpolator |
US7423469B2 (en) * | 2004-06-12 | 2008-09-09 | Texas Instruments Incorporated | Triangulating phase interpolator |
US20070063687A1 (en) * | 2005-09-20 | 2007-03-22 | Dacheng Zhou | Circuit and method for bias voltage generation |
US7816975B2 (en) | 2005-09-20 | 2010-10-19 | Hewlett-Packard Development Company, L.P. | Circuit and method for bias voltage generation |
US9929735B2 (en) * | 2013-11-25 | 2018-03-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Phase correction of multiple phase clock transmission and method for performing the same |
Also Published As
Publication number | Publication date |
---|---|
US6359486B1 (en) | 2002-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6359486B1 (en) | Modified phase interpolator and method to use same in high-speed, low power applications | |
JP3209943B2 (en) | Voltage control delay circuit, direct phase control type voltage controlled oscillator, clock / data recovery circuit, and clock / data recovery device | |
US6292040B1 (en) | Internal clock signal generating circuit having function of generating internal clock signals which are multiplication of an external clock signal | |
JP4619446B2 (en) | Frequency multiplier circuit | |
US5596610A (en) | Delay stage circuitry for a ring oscillator | |
US6922113B2 (en) | Semiconductor integrated circuit having oscillators or oscillation circuits connected to a wiring line at connection points with intervals in length there between | |
JP4308436B2 (en) | Delay-locked loop with clock phase shifter | |
US7274236B2 (en) | Variable delay line with multiple hierarchy | |
JP3487896B2 (en) | VCO bias generator for phase locked loop | |
JPH0774623A (en) | Programmable frequency generator | |
US7151398B2 (en) | Clock signal generators having programmable full-period clock skew control | |
CA2254651A1 (en) | Method and apparatus for coupled phase locked loops | |
US6014047A (en) | Method and apparatus for phase rotation in a phase locked loop | |
US6963250B2 (en) | Voltage controlled oscillator with selectable frequency ranges | |
KR100361900B1 (en) | Circuit arrangement for the interference-free initialization of delay locked loop circuits with fast lock | |
US20030117188A1 (en) | Semiconductor device having internal circuit operating in synchronization with internal clock signal | |
US7157953B1 (en) | Circuit for and method of employing a clock signal | |
US20040075481A1 (en) | Digitally-programmable delay line for multi-phase clock generator | |
US6147532A (en) | PLL circuit capable of preventing malfunction of FF circuits connected thereto and semiconductor integrated circuit including the PLL circuit | |
JPH07142997A (en) | Delay line calibration circuit | |
US6100722A (en) | Phase detector with extended linear range | |
US6075388A (en) | Phase detector with extended linear range | |
US6977539B1 (en) | Clock signal generators having programmable full-period clock skew control and methods of generating clock signals having programmable skews | |
KR20010084970A (en) | A Semiconductor Circuit and Device with Clock Synchronize Circuit and Internal Voltage Circuit | |
US6351168B1 (en) | Phase alignment system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI LOGIC CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, DAO-LONG;REEL/FRAME:011288/0181 Effective date: 20000517 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270 Effective date: 20070406 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047195/0026 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED ON REEL 047195 FRAME 0026. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047477/0423 Effective date: 20180905 |