US20020045315A1 - Nonvolatile memory cell, method of programming the same and nonvolatile memory array - Google Patents
Nonvolatile memory cell, method of programming the same and nonvolatile memory array Download PDFInfo
- Publication number
- US20020045315A1 US20020045315A1 US09/861,489 US86148901A US2002045315A1 US 20020045315 A1 US20020045315 A1 US 20020045315A1 US 86148901 A US86148901 A US 86148901A US 2002045315 A1 US2002045315 A1 US 2002045315A1
- Authority
- US
- United States
- Prior art keywords
- gate
- channel forming
- nonvolatile memory
- gate electrode
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 174
- 238000000034 method Methods 0.000 title claims abstract description 36
- 239000012212 insulator Substances 0.000 claims abstract description 205
- 238000005036 potential barrier Methods 0.000 claims abstract description 69
- 239000004065 semiconductor Substances 0.000 claims abstract description 31
- 238000002347 injection Methods 0.000 claims description 38
- 239000007924 injection Substances 0.000 claims description 38
- 239000000758 substrate Substances 0.000 claims description 21
- 239000011810 insulating material Substances 0.000 claims description 20
- 239000012535 impurity Substances 0.000 claims description 19
- 230000005684 electric field Effects 0.000 claims description 16
- 238000000605 extraction Methods 0.000 claims description 11
- 239000011159 matrix material Substances 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 230000001590 oxidative effect Effects 0.000 claims 4
- 239000010408 film Substances 0.000 description 67
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 15
- 229910052710 silicon Inorganic materials 0.000 description 15
- 239000010703 silicon Substances 0.000 description 15
- 229910052581 Si3N4 Inorganic materials 0.000 description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 230000007246 mechanism Effects 0.000 description 9
- 229910052814 silicon oxide Inorganic materials 0.000 description 9
- 238000009413 insulation Methods 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 239000000969 carrier Substances 0.000 description 4
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 4
- 229910001936 tantalum oxide Inorganic materials 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000002238 attenuated effect Effects 0.000 description 1
- 238000005513 bias potential Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- the present invention relates to a nonvolatile memory cell, a method of programming the same and non volatile memory array and more particularly to the nonvolatile memory cell enabling low voltage programming and/or high speed programming, a method of programming same and nonvolatile memory array.
- a MNOS memory is one of typical semiconductor memories wherein carrier charge is stored in a gate insulator to have information nonvolatilely stored.
- the MNOS memory is of a laminated structure comprising a conductive gate (M), a silicon nitride film (N), a tunnel oxide film (O) and a semiconductor wherein the carrier (electron or hole) is captured at a trapping level in the silicon nitride film to store the carrier charge.
- the silicon nitride film of the MNOS memory was required to be more than 19 nm in thickness since the charge trapping efficiency depended on the carrier capture distance in the silicon nitride film as described in F. L. Hampton and J. R.
- a MONOS memory is disclosed as the nonvolatile memory capable of reducing the programming voltage by E. Suzuki, H. Hiraishi, K. Ishii and Y. Hayashi, “A Low-Voltage Alterable EEPROM with Metal-Oxide-nitride-Oxide and semiconductor (MONOS) Structures”, in IEEE Transaction on Electron Devices, Vol. ED-30, Feb. 1983, p. 122).
- This MONOS memory is of a laminated structure comprising a conductive gate (M), a top oxide film (0), a silicon nitride film (N), a tunnel oxide film (0) and semiconductor.
- This structure has enabled the MONOS memory to stop hopping via the carrier trapping level in the silicon nitride film due to a potential barrier formed between the nitride film and the top oxide film, which resulted in making the nitride film as thin as possible. Further, carrier traps newly generated at the interface between the top oxide film and nitride film has enlarged a memory window to the extent it is possible to identify the stored information even if the entire insulator thickness is made thinner.
- This MONOS memory has made it possible to reduce the programming voltage down to 9V with the usable programming speed (0.1 msec) under the condition that the stored information is maintained for ten years as indicated in T. Nozaki, T. Tanaka, Y. Kijiya, E. Kinoshita, T. Tsuchiya and Y. Hayashi, “A1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application”, IEEE Journal of Solid-State Circuits, Vol.26, No.4, April, 1991, p.497).
- PAC perpendicularly accelerated channel injection
- a first conductive gate is disposed on a channel forming region at the source side via a gate insulator and a floating gate, on the channel forming region at the drain side.
- a carrier supplied from the source side to a surface of the channel forming region is once pushed from the surface to inside of the channel forming region at a drain side end portion of the first conductive gate and again drawn to the channel forming region under the-floating gate.
- part of the carrier drawn thereto is injected in the floating gate getting over a potential barrier between the gate insulator and channel forming region surface.
- Vb the potential barrier
- the PAC injection enables high speed and low current programming since the injection efficiency (the ratio of a carrier current to be injected to the current flowing in a channel) is high (about three orders of magnitude improvement was observed compared to the conventional channel hot electron injection [CHE injection]).
- the critical film thickness of the gate insulator under the floating gate is 8 nm. “Thinning a tunnel oxide film reaches its limit at 8nm . . . . Limit to a large capacity flush memory” by S. Lai, disclosed at page 70 in “Nikkei Microdevice” published in April, 1967.
- the carrier injection is achieved in such a step that a control gate (or a drain gate in stead of a control gate) is capacitance-coupled with the floating gate via the insulator to control the floating gate potential, but the equivalent insulator thickness measured from the control gate becomes about twice that of the critical value. Accordingly, the control gate voltage during the programming is limited by the equivalent film thickness causing a limit to making the programming voltage lower.
- the MONOS memory has achieved to some extents low voltage programming, but has problems to be resolved in terms of further reducing the programming time and realizing the lower voltage programming.
- a first potential feeding means which feeds to the drain region the first potential to supply to the carrier such energy as the carrier is capable of getting over the potential barrier formed between the second channel forming region and first layer of the second gate insulator; and a second potential feeding means which feeds to the second gate electrode a potential to form an auxiliary electric field capable of having the carrier having overcome the potential barrier reached the second layer of the second gate insulator.
- the carrier charge trapping means is fully demonstrated by a carrier trapping level formed in the gate insulator or in a layer and/or at the interface of each layer if the gate insulator is of a multi-layered structure and by conductive particulate formed from silicon and metal, etc. embedded in the gate insulator.
- the carrier injection from the second channel forming region to the second gate insulator is carried out by applying the predetermined potential to the drain region and second gate electrode respectively so that the energy to get over a potential barrier formed between the first layer of the second gate insulator and the second channel forming region may be applied to the carrier. Furthermore, the carrier extraction from the second gate insulator is conducted by applying to the second gate a potential whose polarity is the same as that applied when injecting the carrier therein so that electric field enabling the carrier to conduct tunnel-transition transition through a potential barrier layer formed between the second layer and the third layer of second gate insulating layer may be applied to the third layer.
- the carrier injected in the channel forming region from the source region is accelerated by the potential fed to the drain region and provided with so energy as to get over the potential barrier formed at the interface with the second gate insulator, thereby being injected in the second gate insulator.
- the injection into the second gate insulator is of high efficiency if the energy is given within the distance several (less than about 6) times of Lo in the second channel forming regions where Lo denotes a mean free path of a hot carrier. This is realized making the length of the second channel forming region shorter than 6 times of Lo.
- the gate potential applied to the second gate electrode is as an auxiliary means to attract the carrier to the second layer of the second gate insulator by the electric field generated thereby and capture the carrier.
- Part of the injected carriers are forwarded to the second gate side, but tunneling thereof to the second gate electrode of the carrier is stopped by the potential barrier between the second layer and third layer of the second gate insulator. It is, therefore, possible to capture the sufficient carriers even if the thickness of the second layer of the second gate insulator is formed thinner than the conventional one and eventually, to make the second insulator thin as a whole even if the third layer is added thereto. This enables reduction of the applied voltage to the second gate electrode when performing the carrier injection.
- a carrier is first injected in the first channel forming region from the source region, according to the feature as described in (2) above. This carrier injection is achieved by forward-biasing the source region to the first channel forming region, or by feeding the potential exceeding the threshold voltage to the first gate electrode to induce a channel in the surface of the first channel forming region.
- the predetermined potential is fed from the first potential feeding means to the drain region so that such energy as to get over the potential barrier formed at the interface between the second channel forming region and second gate insulator may be applied to the carrier.
- the predetermined potential is fed from the second potential feeding means to the second gate electrode so that an auxiliary electric field to have the carrier having overcome the potential barrier reached the second layer may be generated.
- a carrier is supplied first from the source and drain region at the other side to a channel formed in the second channel forming region at the other side, then supplied through said channel to a channel formed in the first channel forming region and then through the channel supplied to said second channel forming region in one side.
- each channel is induced in the respective channel forming region by applying to the second gate at the other side and first gate a respective potential larger than a gate threshold voltage of the respective gate.
- the stored data are independently held by the second gate insulator at one side and second gate insulator at the other side. It is, therefore, possible to store two-bit data in one memory cell and eventually, to provide a high integration density memory.
- FIG. 1 shows a section of a nonvolatile memory cell in a first embodiment of the present invention.
- FIG. 2 shows an equivalent circuit of a nonvolatile memory cell in FIG. 1.
- FIG. 3 shows a circuit configuration for a nonvolatile memory array in a first embodiment of the present invention.
- FIG. 4 shows a circuit configuration for a nonvolatile memory array in a second embodiment of the present invention.
- FIG. 5 is a signal waveform illustration showing a programming and reading method for a memory array.
- FIG. 6 shows a circuit configuration for a nonvolatile memory array in a third embodiment of the present invention.
- FIG. 7 shows a circuit configuration for a nonvolatile memory array in a fourth embodiment of the present invention.
- FIG. 8 shows a section of a nonvolatile memory cell in a second embodiment of the present invention.
- FIG. 9 shows a section of a nonvolatile memory cell in a third embodiment of the present invention.
- FIG. 10 shows a section of an example modified from a nonvolatile memory cell in a third embodiment of the present invention.
- FIG. 11 shows a section of a nonvolatile memory cell in a fourth embodiment of the present invention.
- FIG. 12 shows an equivalent circuit of a nonvolatile memory cell in FIG. 11.
- FIG. 13 shows a section of a nonvolatile memory cell in a fifth embodiment of the present invention.
- FIG. 14 shows a section of a nonvolatile memory cell in a sixth embodiment of the present invention.
- FIG. 15 shows a section of an example modified from a nonvolatile memory cell in a sixth embodiment of the present invention.
- FIG. 16 shows a section of a nonvolatile memory cell in a seventh embodiment of the present invention.
- FIG. 17 shows an example of a circuit configuration for a memory array.
- FIG. 18 shows an example of a circuit configuration for a memory array.
- FIG. 1 shows a section of a nonvolatile memory cell in a first embodiment of the present invention and FIG. 2, an equivalent circuit thereto.
- a well 101 is formed in a surface of a substrate 10 and a n+source region (S) 121 and n+drain region (D) 122 are formed at an interval in a surface of the well 101 .
- Used as the substrate 10 is a semiconductor substrate or a SOI substrate in the main surface of which a semiconductor thin film is formed.
- a first channel forming region 111 adjacent to the source region 121 is formed in a channel forming region between the source region 121 and drain region 122 , and a second channel forming region 112 is formed adjacent to the drain region 122 .
- a first gate electrode (G 1 ) 141 is formed on a first gate insulator on a surface of the first channel forming region 111 .
- a second gate electrode (G 2 ) 142 is formed on a second gate insulator 132 with carrier charge trapping means on a surface of the second channel forming region 112 .
- the second gate electrode 142 and gate insulation film 132 thereof are extended to cover part and end surface of a drain side of the first gate electrode 141 , and the first gate electrode 141 and second gate electrode 142 are insulated by the second gate insulator 132 .
- an insulator to insulate the first gate electrode 141 and second gate electrode 142 may be separately formed as another (third ) insulation film depending on a method of manufacturing thereof without being restricted by the extended gate insulator.
- the second gate insulator 132 with the carrier charge trapping means is of a multilayer structure. Adopted in an embodiment of the present invention is of a three-layer construction wherein a first layer 132 a (silicon oxide layer or silicon nitrided oxide layer ON); a second layer 132 b (silicon nitride film layer ⁇ N ⁇ , tantalum oxide film T ⁇ or silicon oxi-nitride film ON whose oxygen to nitrogen ratio is smaller than that of the first and a third layer and a third layer 132 c (silicon oxide film or silicon nitrided oxide film ON) which forms a potential barrier at the interface with the second gate electrode 142 are laminated in their order.
- a first layer 132 a silicon oxide layer or silicon nitrided oxide layer ON
- a second layer 132 b silicon nitride film layer ⁇ N ⁇ , tantalum oxide film T ⁇ or silicon oxi-nitride film ON whose oxygen to nitrogen ratio is smaller than that of the first and a
- a carrier trapping level is formed at least at one location at the interface with the first layer 132 a or third layer 132 c or within the second layer itself and captured is a carrier injected from the second channel forming region ( 112 ) to the second gate insulator 132 .
- a carrier is first injected from the source region 121 to the channel forming region. Further, the carrier is injected from the second channel forming region 112 to the second gate insulator 132 overcoming the potential barrier therebetween. To inject a carrier from the source region 121 to the channel forming region, either of two conditions A and B below is required to be satisfied.
- a potential which is higher than the first gate threshold voltage (V th1 ) in reference to the source region 121 is applied to the first gate electrode 141 , or a constant predetermined potential is applied to the first electrode 141 and in a surface of the channel forming region under the first gate electrode 141 , a channel is induced by a potential of the source region 121 which is lower than the value obtained by having the first gate electrode threshold voltage (Vthl) subtracted from the predetermined potential (PAC injection, CHE injection).
- the source region 121 is forward-biased to a channel forming region and minority carriers are injected in the channel forming region (MC injection).
- V DB The potential difference (V DB ) between the drain region 122 and channel forming region will be more than (V B ⁇ 2 ⁇ F2 ).
- V G2B The potential (V G2B ) obtained by a formula (1) below will be applied to the second gate electrode 142 in reference to a channel forming region.
- V G2B V B +V th2 +( t i2 )/ ⁇ i2 ) ⁇ (2 qN b2 ⁇ si ) ⁇ ⁇ ( V B ) ⁇ ⁇ ( ⁇ 2 ⁇ F2 +Vs) ⁇ ⁇ + ⁇ V th (1),
- t i2 / ⁇ i2 is denoted by t i2-1 / ⁇ i2-1 +t i2-2 / ⁇ i2-2 +t i2-3 / ⁇ i2-3 , where, t i2-1 and ⁇ i2-1 ; ⁇ i2-2 and ⁇ i2-2 ; and t i2-3 and ⁇ i2-3 is the film thickness and permittivity of the first layer 132 a ; the second layer 132 b ; and the third layer 132 c , respectively.
- ⁇ i2 may be any of ⁇ i2-1 , ⁇ i2-2 and ⁇ i2-3 or the intermediate value therebetween, but the permittivity of the first layer is generally adopted in many cases.
- the potential or kinetic energy getting over the potential barrier (VB) is applied to the carrier within the second channel forming region 121 and the carrier is injected within the second gate insulator 132 getting over the potential barrier caused by the first layer 231 a and further, if the condition D is satisfied, the carrier having got over the potential barrier (VB) is attracted to the second layer and stored.
- the applied potential (Condition D) to the second gate electrode 142 may be the one which is smaller than that as described above.
- the second gate electrode 132 is of a three-layer structure according to an embodiment of the present invention and thus, the carrier injected from the second channel forming region 112 into the second gate insulator having overcome a potential barrier is stopped to be injected (tunnel-through) into the gate electrode 142 by a potential barrier formed between the second layer and the third layer 132 c of the second gate insulator. It is, therefore, possible to capture the carrier even if the thickness of the second layer 132 b is made thin.
- the thickness of the second layer 132 b thin and eventually, to reduce that of the entire second gate insulator 132 , since the gate insulator 132 is of a three-layer structure.
- the value of the third term at the right side ⁇ (t i2 / ⁇ i2 ) . . . +Vs ⁇ ⁇ in the equation (1) is half that of a floating gate memory or MNOS memory. About one volt voltage reduction is possible as an example of an absolute value and the second electrode potential (V G2B ) is 4.1V+ ⁇ V th .
- V G2B the second electrode potential
- the potential barrier (V ⁇ ) against a carrier can be overcome even with a gate potential (second gate electrode potential, e.g. 1-2V) which is smaller than the gate potential (V G2B ) in the equation (1) due to the ballistic effect generated by a step channel structure(see S. Ogura, A. Hori, J. Kato, M. Yamanaka, S. Odanaka, H.
- the gate electrode potential in the step channel structure as described above is represented by V B ⁇ GB hereinafter below where ⁇ GB is the work function difference between the gate material and second channel forming region.
- an auxiliary electric field from the second gate electrode can be reduced to be a far smaller value including zero owing to a channel of a direction of a carrier movement to the second gate by lattice scattering in the surface of the channel forming region, if the energy adequately greater than that of the potential barrier is supplied to the carrier by the before mentioned potential drop more than V ⁇ in the surface of the channel forming region within the distance of several times of Lo with the second channel forming region equal to or shorter than about 6 times of Lo.
- This achieves the carrier injection with a gate potential which is smaller than the value V G2B in equation (1) above.
- the carrier is injected from part of the second channel forming region 112 into the second gate insulator 132 and trapped in part field therein becomes attenuated and thus, further injection is conducted around the portion in which the carrier is already trapped.
- a potential whose polarity is the same as that of the carrier charge is fed to the second gate electrode 142 and the carrier which is injected and captured in the second layer of the second gate insulator is returned via tunnel to the channel forming region through the first layer 132 a (The average electric field required for this step is about 8 MV/cm).
- a carrier tunnel probability of the first layer 132 a is preferably predetermined to be higher than that of the third layer 132 c.
- the thickness of the first layer 132 a is made thinner than that of the third layer 132 c if the material of each potential barrier layer 132 a and 132 c is the same.
- Adopted is such material combination that the barrier height between the first and second layer viewed from the second layer 132 b to the carrier may be lower than that between the second and third layers if each thickness thereof is the same.
- a potential whose polarity is different from that of the carrier charge is fed to the second gate electrode 142 and the carrier which is injected and captured in the second layer of the second gate insulator is extracted by tunnel-transferring the third layer 132 c .
- a carrier tunnel probability of the third layer 132 c is preferably predetermined to be higher than that of the first layer 132 a.
- the thickness of the third layer 132 c is made thinner than that of the first layer 132 a if the material of each potential barrier layer is the same. Adopted is such material combination that the barrier height between the second and third layers viewed from the second layer 132 b to the carrier may be lower than that between the first and second layers if each thickness thereof is the same.
- the first erase mechanism In order to adopt the first erase mechanism, it is required to supply to the second gate electrode 142 the potential whose polarity changes depending on the programming and erasing operation. That is, if the carrier is assumed to be an electron, the positive potential is required to be applied when programming and the negative potential, when erasing.
- additional circuits to generate a high potential with a different polarity on a LSI and structures to isolate negative potential generated portions are necessary which results in increasing the manufacturing cost.
- both carrier injection and extraction are possible only by supplying to the second gate electrode 142 the potential with the same polarity and different levels if the second erase mechanism is specifically adopted.
- the second gate insulator 132 is of a three-layer structure and the third layer 132 c as a potential barrier layer is disposed at the interface with the second gate electrode 142 .
- the potential to extract the carrier to the gate side is applied to the second gate electrode 142 , the electric field caused by this potential is also effective to a carrier within the channel forming region 112 .
- the probability of a carrier tunnel within an insulator (corresponding to the first layer 132 a in an embodiment of the present invention) formed on a surface of a channel forming region is predetermined to be high. This causes the simultaneous tunnel injection from the channel forming region 112 to the second gate insulator 132 and makes it substantially impossible to extract the carrier from the second gate insulator 132 .
- a silicon oxide film (O) and silicon nitrided oxide film (ON), etc. are preferably used for the first layer 132 a and the thickness of each film is desired to be more than about 3 nm.
- a silicon nitride film (N) and tantalum oxide film (T) are preferably used for the second layer 132 b and the silicon nitride film thickness is desirably less than 10 nm for the low voltage programming, however, it is confirmed that the programming is possible even with 4 nm thick film.
- the silicon nitride film of the second layer 132 b may include smaller volume of oxygen in atomic percent than that in the silicon nitrided oxide film used in the first and third layers.
- the thickness of the tantalum oxide is preferably less than about 50 nm. It is recommended that the silicon oxide film (O) or the silicon nitrided oxide film (ON) be used for the third layer and the film thickness thereof be more than about 2 nm.
- combinations among the first, second and third layers of the second gate insulator can be designated such as O/N/O, ON/N/O, ON/N/ON, O/N/ON, O/T/O, ON/T/O, ON/T/ON AND O/T/ON.
- the first layer 132 a is comprised of a silicon oxide film or a silicon nitrided oxide film with the film thickness of about 3-4 nm and the third layer, a silicon oxide film or a silicon nitrided oxide film with the film thickness of about 2-4 nm.
- the film thickness of both layers may be the same.
- a potential barrier between the second layer and the first layer viewed from the second layer against the silicon nitrided oxide film is low and the carrier tunnel probability to the third layer becomes larger than a potential barrier between the second layer and the first layer even if the film thickness is the same.
- the impurity concentration (N b2 ) of the second channel forming region 112 be higher than the impurity concentration (N b1 ) of the first channel forming region 111 . It is also recommended that a rough target value of the impurity concentration (N b2 ) be the value given by an equation below if an effective channel length of the second channel forming region 112 is Leff.
- Nb 2 is required to be more than 4E17 cm-3 according to the equation (2) above.
- the impurity concentration becomes four times the rough target value if the effective channel length (L eff ) of the second channel forming region 112 becomes a half.
- the equation (2) is the one representing the relation that the impurity concentration of the second channel forming region 112 is uniform and a drain region has the same impurity concentration portion as that of the second channel forming region. It is, therefore, necessary to establish a higher value with respect to the impurity concentration of the second channel forming region if the impurity concentration of the second channel forming region 112 is made high in part or the drain region 122 is made to be higher in its impurity concentration.
- the impurity concentration of the second channel forming region 112 is made to be higher than that of the first channel forming region 111 is confirmed by the fact that a punch-through voltage from the drain region (greater reverse bias is fed to a drain region than to a source region.) becomes smaller than that from the source region if voltage is applied between the drain and source regions.
- FIG. 3 shows an example of a connection configuration of a first nonvolatile memory array.
- a source region (S) 121 of each memory cell on a same row is connected by a bit line (LB).
- a drain region (D) 122 of memory cells adjacent to the direction of a row is commonly connected and connected to the direction of a column by a common line (Lc).
- a first gate electrode (G 1 ) 141 of each memory cell on a same column is connected by a word line (L w ).
- a second gate electrode (G 2 ) 142 of each memory cell on a same column is connected by a control line (Lc).
- FIG. 4 shows a connection configuration of a second nonvolatile memory array.
- a source region (S) 121 of each cell on a same row is connected by the bit line (L B ).
- Each drain region (D) 122 of the memory cells adjacent to the direction of a row is connected and also connected by a common line (L c ) in the direction of a column.
- a first gate electrode (G 1 ) 141 of each memory cell on a same row is connected by a word line (L w ).
- a second gate electrode (G 2 ) 142 of each memory cell on a same row is connected by a control line (L c ).
- FIG. 5 is a signal waveform illustration showing a method of programming a memory array in the first and second connection configuration.
- a channel is formed by applying to the first channel forming region 111 the potential (V wpr1 ) which is higher than the gate threshold voltage (V th1 ) on the first gate electrode 141 .
- the potential which is higher than the value (V B ⁇ 2 ⁇ F2 ) is applied to the selected common line (drain region 122 ) (L c ), and applied to an unselected common line (L c ) is an adequate potential (including zero volt) in the direction of the reverse bias which is lower than junction breakdown voltage.
- the potential which is higher than V G2B (or V B ⁇ 2 ⁇ GB ) is applied to the selected control line (second gate electrode 142 )(Ls), and applied to an unselected common line (L s ) is such predetermined potential (including zero volt) that the programming may not be caused by tunnel current.
- a predetermined potential (V BPr ) which is higher than the value (V WPr1 ⁇ V th1 ) obtained by subtracting the threshold voltage (V th1 ) from the potential (V WPr1 ) to be fed to the word line (L w ).
- V BPr1 the potential which is higher than the difference value (V WPr1 ⁇ V th1 ) or the potential (VBPro) which is lower than the difference value (V WPr1 ⁇ V th1 ) is applied thereto depending on the content of the data stored.
- V BPr0 the applied potential (V BPr0 ) to the bit line (L B ) is selected out of multi value as shown with broken lines.
- a carrier injected from the source region 121 to the channel forming region is injected in the second layer 132 b by getting over the potential barrier between the second channel forming region 112 and second gate insulator 132 (first layer 132 a ) and thus, the information responsive to the potential applied to the bit line (L B ) is stored in the form of nonvolatility .
- the reverse bias potential (V BRD ) is applied to the bit line (L B ) of the memory cell and applied to the control line (L s ) is the potential (V CRD ) which is higher than the smaller value out of the programmed gate threshold voltage (V th2 ) of the second gate electrode 142 and also, applied to the word line (L w ) is the potential (V WRD ) which is higher than the programmed gate threshold voltage (V th1 ) in the first gate electrode 141 .
- the data are stored in the memory cell is judged by detecting the current (i WRD ) flowing in the bit line (L B ) by a sensing amplifier.
- the data judgment as described above may be made not by directly detecting the current but by the discharge speed (potential change) of an electric charge which has charged the bit line.
- FIG. 6 is an illustration showing a first modified example of the connection configuration.
- a source region (S) 121 of memory cells adjacent to the direction of a row is commonly connected and is connected by a common line (L c ) to the direction of a column.
- a drain region (D) 122 of each memory cell in a row direction is connected by a bit line (L B ).
- a first gate electrode (G 1 ) 141 of each memory cell in a column direction is connected by a word line (L w ).
- a second gate electrode (G 2 ) 142 of each memory cell in a column direction is connected by a control line (L c ).
- FIG. 7 is an illustration showing a second modified example of a connection configuration.
- a source region 121 of each memory cells adjacent to the direction of a row is commonly connected and connected by a common line (L c ) to the direction of column.
- a drain region (D) 122 of each memory cell in a row direction is connected by a bit line (L B ).
- a first gate electrode 141 of each memory cell in a column direction is connected by a word line (L w ).
- a second gate electrode 142 of each memory cell in a column direction is connected by a control line (L s ).
- FIG. 8 shows a section of a nonvolatile memory cell in a second embodiment of the present invention.
- the same symbols as those used in the previous description represent the same or corresponding portions therein.
- first gate electrode 141 and gate insulator 131 thereof are superimposed with a second gate electrode and gate insulator 132 thereof at each end portion wherein the first gate electrode 141 and gate insulator 131 thereof are extended to cover a surface and end surface at the source side of the second gate electrode 142 .
- FIG. 9 shows a section of a nonvolatile memory cell in a third embodiment of the present invention.
- a first and second electrodes 141 and 142 are disposed in parallel by having a second gate insulator 132 formed therebetween and are reciprocally insulated by the second insulator 132 .
- first and second electrodes 141 and 142 are insulated with a first insulator 131 or a second 132 , but the insulation may be made with other (third) insulator. Or achieved may be multiple insulation in such a manner that the first gate insulator 131 or the second 132 is used, or the second 132 in combination with other insulation films.
- a nitride film 141 b may be formed in advance on an upper surface of the gate electrode 141 or an end surface of the gate electrode 141 can be oxidized to form an oxide film 141 a or an surface of a side-wall (not shown in accompanying drawings) as an insulating material may be formed at a side surface of the gate electrode 141 in place of an oxide film 141 b . It is possible to form the side-wall by uniformly forming an insulating layer on, e.g. a main surface of the substrate 10 and selectively removing the insulator therefrom via an anisotropic etching method thereof.
- FIG. 11 shows a section of a nonvolatile memory cell in a fourth embodiment of the present invention and FIG. 12, an equivalent circuit to a nonvolatile memory cell in FIG. 11.
- the same symbols as those used in the previous description represent the same or corresponding portions therein.
- a nonvolatile memory cell in a fourth embodiment of the present invention is featured in that the data corresponding to two bits can be independently stored in a memory cell.
- a well 101 is formed in a surface of the substrate 10 and a pair of n+source/drain regions SD 1 ( 121 ) and SD 2 ( 122 ) are formed at an interval in a surface of the well 101 .
- a first channel forming region 211 and second channel forming regions 212 L and 212 R are formed in a channel forming region between each source and drain regions 221 and 222 .
- Each of the second channel forming regions 212 L and 212 R is disposed adjacent to each source and drain regions 221 and 222 .
- the first channel forming region 211 is disposed between the second channel regions 212 L and 212 R.
- a first gate electrode (GI) 241 is formed on a first gate insulator 131 on a surface of the first channel forming region 211 .
- a second gate electrode (G 2 ) 242 L at one side is formed on a second gate insulator 132 L with charge storing means at one side on a surface of the second channel forming region 212 L.
- the second gate electrode 242 L at one side and gate insulator 132 L are extended to cover part and end surface of the first gate electrode 241 at the one side of source and drain region 221 side, and the first gate electrode 241 and the second gate electrode 242 L at one side are insulated by the second gate insulator 132 L at one side.
- a second gate electrode (G 3 ) 242 R at the other side is formed on a second gate insulator 132 R with charge storing means at other side on a surface of the second channel forming region 212 R at the other side.
- the second gate electrode 242 R and gate insulator 132 R thereof at the other side are extended to cover part and end surface of the first gate electrode 241 at the other side, and the first gate electrode 241 and second gate electrode 242 R at the other side are reciprocally insulated by the second gate insulator 132 R at the other side.
- each of the second gate insulators 132 L and 132 R is of a multilayer structure to achieve a low voltage programming and as described in each embodiment of the present invention, a first layer 132 a (silicon oxide layer O or silicon nitrided oxide layer ON) forming a potential barrier at the interface with the channel forming region; a second layer 132 b(silicon nitride film layer N, tantalum oxide film T or silicon oxi-nitride film ON whose oxygen to nitrogen ratio is smaller than that of the first layer and third layer) and a third layerl 32 c (silicon oxide film O or silicon nitrided oxide film ON) which forms potential barrier at the interface with the second gate electrode 142 are laminated in their order.
- each of the second gate insulators 132 L and 132 R is adequate to have charge storing means, e.g. the film may be of a two-layer structure.
- the carrier when injecting the carrier in the second gate insulator 132 L at one side, the carrier is injected from a source/drain region 222 at the other side to a second channel forming region 212 R at the other side and further, to the second channel forming region 212 L at one side via the first channel forming region 211 .
- the carrier which has been injected as far as the channel forming region 212 L at one side is further injected in the gate insulator 132 L at one side by getting over the potential barrier thereto.
- the carrier when injecting the carrier in the second gate insulator 132 R at other side, the carrier is injected from a source/drain region 221 at one side to the second channel forming region 212 R at one side and further, to the second channel forming region 212 L at other side via the first channel forming region 211 .
- the carrier which has been injected as far as the channel forming region 212 R at the other side is injected in the gate insulator 132 R at the other side by getting over the potential barrier thereto.
- each of the second gate insulators 132 L and 132 R is of a three-layer structure and a carrier injection from a channel forming region to a gate insulator is performed by getting over the potential barrier, according to the fourth embodiment of the present invention.
- FIG. 13 shows a section of a nonvolatile memory cell in a fifth embodiment of the present invention.
- the same symbols as those used in the previous description represent the same or corresponding portions therein.
- the structure of a memory cell disclosed in the fourth and the fifth embodiment of the present invention is different with respect to a relation between the upper and lower portions of an electrode wherein both ends of the first gate electrode 241 (and a gate insulator or other insulator 131 c ) are formed to cover the end portion and end surface of each of the second gate electrodes 242 L and 242 R at one and the other sides.
- FIG. 14 shows a section of a nonvolatile memory cell in a sixth embodiment of the present invention.
- the same symbols as those used in the previous description represent the same or corresponding portions therein.
- a first gate electrode 241 is formed on the first gate insulator 131 on a surface of the first channel forming region 211 .
- Each of the second gate insulators 132 L and 132 R is formed between the second channel forming regions 212 L and 212 R and second gate electrodes 242 L and 242 R, and further, extended to a gap between the first gate electrode 241 and second electrodes 242 L and 242 R.
- Second gate electrodes 242 L and 242 R at one and the other sides are formed as a pair of side-walls on the second gate insulator 132 on a surface of each of the second channel forming regions 212 L and 212 R.
- a word line (L w ) is connected to an upper portion of the first gate electrode 241 .
- the word line (L w ) is connected to the first gate electrode 241 after forming a second gate insulator 132 on the entire upper surface of the first gate electrode 241 and by having an upper surface thereof exposed.
- the insulator 132 becomes thin in thickness at an upper portion of the gate electrode 241 and the insulation effect on the upper portion is deteriorated.
- an end surface of the gate electrode 241 can be oxidized to form an oxide film 241 a or in place of the oxide film 241 a, a side-wall insulator (not shown in accompanying drawings) as insulating material maybe formed on a side surface of the gate electrode 241 as shown in FIG. 15.
- each gate electrode is insulated together with not only gate insulators but also other insulators.
- FIG. 16 shows a section of a nonvolatile memory cell in a seventh embodiment of the present invention.
- the same symbols as those used in the previous description represent the same or corresponding portions therein.
- each of the second gate insulators 132 L and 132 R is of a three-layer structure as described above, while the first and second gate electrodes are insulated from each other by the insulator 401 formed on a surface of each of the second gate electrodes 242 L and 242 R and a side-wall insulator formed on a side surface of each of the second gate electrodes 242 L and 242 R. Further, part of the second gate insulator 132 is etched to reform the first gate insulator 103 . The same advantage as that in the embodiments of the present invention is achievable in this seventh embodiment.
- FIG. 17 shows an example of a first configuration for the nonvolatile memory array
- FIG. 18 an example of a second configuration for the nonvolatile memory array.
- source and drain regions SD 1 ( 221 ) and SD 2 ( 222 ) of memory cells adjacent to a direction of a row is commonly connected and to a direction of a column is connected by a bit line (L B ).
- a first gate electrode (G 1 ) 241 in a column is connected by a word line (L w ).
- a second one-side gate electrode 242 L in a column is connected by a first control line (Ls a ) and a second the-other-side gate electrode 242 R in a column is connected by a second control line (Lsb).
- a source and drain region SD 1 ( 221 ) at one side in each nonvolatile memory cell in a same row is connected by a bit line (LB).
- a source and drain region SD 2 ( 222 ) of memory cells adjacent to the direction of a row in a column is connected and thereof is connected by a common line (L c ).
- a first gate electrode (G 1 ) 241 in a column is connected by a word line (L w ).
- a second gate electrode (G 2 ) 242 L at one side in a column is connected by a first control line (Ls a ) and a second gate electrode (G 2 ) 242 R at the other side in a column is connected by a second control line (Lsb).
- a second gate insulator is of a three-layer structure.
- a carrier injected in a channel forming region is injected getting over a potential barrier between the channel forming region and a first layer of the second gate insulator by being given energy to get over the potential barrier within the length of several time of Lo in a second channel forming region. This enables the thickness of the second gate insulator to be thinner and reduce the potential of the second gate electrode needed when injecting a carrier.
- Second gate electrodes and insulator thereof are disposed on both sides of a first gate electrode and the carrier within the channel forming region can be independently injected in each of the second insulators. This results in enabling a memory cell to store two-bit data therein and providing a high integrated density memory.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a nonvolatile memory cell, a method of programming the same and non volatile memory array and more particularly to the nonvolatile memory cell enabling low voltage programming and/or high speed programming, a method of programming same and nonvolatile memory array.
- 2. Description of the Related Art
- A MNOS memory is one of typical semiconductor memories wherein carrier charge is stored in a gate insulator to have information nonvolatilely stored. The MNOS memory is of a laminated structure comprising a conductive gate (M), a silicon nitride film (N), a tunnel oxide film (O) and a semiconductor wherein the carrier (electron or hole) is captured at a trapping level in the silicon nitride film to store the carrier charge. In this step, the silicon nitride film of the MNOS memory was required to be more than 19 nm in thickness since the charge trapping efficiency depended on the carrier capture distance in the silicon nitride film as described in F. L. Hampton and J. R. Cricchi “Space Charge Distribution Limitation of Scale Down of MNOS Devices”, 1979 IEDM Technical Digest, p. 374. To program (write or erase) the MNO S memory, at least more than 10V or about 20V as a normal value of programming voltage was required for a electric field to be fed to a semiconductor surface via the silicon nitride film so that a carrier may be injected in the nitride film through (via a tunnel) the tunnel oxide film.
- A MONOS memory is disclosed as the nonvolatile memory capable of reducing the programming voltage by E. Suzuki, H. Hiraishi, K. Ishii and Y. Hayashi, “A Low-Voltage Alterable EEPROM with Metal-Oxide-nitride-Oxide and semiconductor (MONOS) Structures”, in IEEE Transaction on Electron Devices, Vol. ED-30, Feb. 1983, p. 122). This MONOS memory is of a laminated structure comprising a conductive gate (M), a top oxide film (0), a silicon nitride film (N), a tunnel oxide film (0) and semiconductor. This structure has enabled the MONOS memory to stop hopping via the carrier trapping level in the silicon nitride film due to a potential barrier formed between the nitride film and the top oxide film, which resulted in making the nitride film as thin as possible. Further, carrier traps newly generated at the interface between the top oxide film and nitride film has enlarged a memory window to the extent it is possible to identify the stored information even if the entire insulator thickness is made thinner.
- This MONOS memory has made it possible to reduce the programming voltage down to 9V with the usable programming speed (0.1 msec) under the condition that the stored information is maintained for ten years as indicated in T. Nozaki, T. Tanaka, Y. Kijiya, E. Kinoshita, T. Tsuchiya and Y. Hayashi, “A1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application”, IEEE Journal of Solid-State Circuits, Vol.26, No.4, April, 1991, p.497).
- It has yet to be disclosed, however, whether or not it is possible to reduce programming voltage to be less than 9V under the condition that the programming speed is less than 0.1 msec and memory retention characteristics is maintained. To achieve the programming voltage of less than 9V, either programming speed or memory storage characteristics or both were required to be sacrificed.
- On the other hand, PAC (perpendicularly accelerated channel) injection is disclosed as a method to improve the injection efficiency to the gate insulator with the programming voltage being lowered as seen in M. Kamiya, Y. Kojima, Y. Kato, K. Tanaka and Y, Hayashi, “EEPROM with High Gate Injection Efficiency”, 1982 IEDM technical Digest, 30.4, p741.
- To achieve the PAC injection, a first conductive gate is disposed on a channel forming region at the source side via a gate insulator and a floating gate, on the channel forming region at the drain side. A carrier supplied from the source side to a surface of the channel forming region is once pushed from the surface to inside of the channel forming region at a drain side end portion of the first conductive gate and again drawn to the channel forming region under the-floating gate. In this step, part of the carrier drawn thereto is injected in the floating gate getting over a potential barrier between the gate insulator and channel forming region surface. To have the carrier injected therein, it is required that the potential difference between the channel forming region and drain region be more than the height of the potential barrier (Vb) (The potential from the outside is VB−2□F2; 2□F2 is a Fermi-level in the channel forming region.).
- The PAC injection enables high speed and low current programming since the injection efficiency (the ratio of a carrier current to be injected to the current flowing in a channel) is high (about three orders of magnitude improvement was observed compared to the conventional channel hot electron injection [CHE injection]).
- It has recently been found that the critical film thickness of the gate insulator under the floating gate is 8 nm. “Thinning a tunnel oxide film reaches its limit at 8nm . . . . Limit to a large capacity flush memory” by S. Lai, disclosed at page 70 in “Nikkei Microdevice” published in April, 1967. The carrier injection is achieved in such a step that a control gate (or a drain gate in stead of a control gate) is capacitance-coupled with the floating gate via the insulator to control the floating gate potential, but the equivalent insulator thickness measured from the control gate becomes about twice that of the critical value. Accordingly, the control gate voltage during the programming is limited by the equivalent film thickness causing a limit to making the programming voltage lower.
- Compared to the MNOS memory, the MONOS memory has achieved to some extents low voltage programming, but has problems to be resolved in terms of further reducing the programming time and realizing the lower voltage programming.
- It is a purpose of the present invention to provide a nonvolatile memory cell capable of programming not only-at a higher speed and with lower voltage compared to a MNOS memory but also with lower voltage compared to a conventional floating gate memory; and a method of programming the same and a high density nonvolatile memory array.
- To achieve the purpose as described, the present invention is provided with the means featured below.
- (1) A pair of source and drain regions formed in a main surface of a substrate and separated by channel forming regions therebetween; a first gate insulator formed on a surface of a first channel forming region adjacent to the source region out of the channel forming regions; a second gate insulator formed on a surface of a second channel forming region adjacent to the drain region out of the channel forming regions; a first gate electrode formed on the first gate insulator; and a second gate electrode formed on the second gate insulator, wherein the second insulator includes a first layer forming a potential barrier at the interface with the channel forming region; a third layer forming the potential barrier at the interface with the second gate electrode and the second layer forming the carrier trapping level at least a location out of the interfaces between the second layer and the first layer or the third layer and a location in the second film itself.
- (2) A first potential feeding means which feeds to the drain region the first potential to supply to the carrier such energy as the carrier is capable of getting over the potential barrier formed between the second channel forming region and first layer of the second gate insulator; and a second potential feeding means which feeds to the second gate electrode a potential to form an auxiliary electric field capable of having the carrier having overcome the potential barrier reached the second layer of the second gate insulator.
- (3) A pair of source and drain regions formed in a main surface of a substrate and separated therebetween by channel forming semiconductor regions in said main surface of said substrate; a second gate insulator at one side formed on a surface of a second channel forming region at one side adjacent to the source and drain region at one side out of the channel forming regions; a second gate insulator at the other side formed on a surface of a second channel forming region adjacent to the source and drain region at the other side out of the channel forming regions; a first gate insulator formed on a surface of a first channel forming region between each of the second channel forming regions; a second gate electrode at one side on the second gate insulator at one side; a second gate electrode at the other side on the gate insulator at the other side and a first gate electrode formed on the first gate insulation film, wherein the second gate insulators at one and the other sides are provided with a carrier charge trapping means.
- The carrier charge trapping means is fully demonstrated by a carrier trapping level formed in the gate insulator or in a layer and/or at the interface of each layer if the gate insulator is of a multi-layered structure and by conductive particulate formed from silicon and metal, etc. embedded in the gate insulator.
- (4) The carrier injection from the second channel forming region to the second gate insulator is carried out by applying the predetermined potential to the drain region and second gate electrode respectively so that the energy to get over a potential barrier formed between the first layer of the second gate insulator and the second channel forming region may be applied to the carrier. Furthermore, the carrier extraction from the second gate insulator is conducted by applying to the second gate a potential whose polarity is the same as that applied when injecting the carrier therein so that electric field enabling the carrier to conduct tunnel-transition transition through a potential barrier layer formed between the second layer and the third layer of second gate insulating layer may be applied to the third layer.
- According to the feature as described in (1) above, the carrier injected in the channel forming region from the source region is accelerated by the potential fed to the drain region and provided with so energy as to get over the potential barrier formed at the interface with the second gate insulator, thereby being injected in the second gate insulator. The injection into the second gate insulator is of high efficiency if the energy is given within the distance several (less than about 6) times of Lo in the second channel forming regions where Lo denotes a mean free path of a hot carrier. This is realized making the length of the second channel forming region shorter than 6 times of Lo. If the energy as described above is found to be insufficient for conducting the carrier injection, the gate potential applied to the second gate electrode is as an auxiliary means to attract the carrier to the second layer of the second gate insulator by the electric field generated thereby and capture the carrier. Part of the injected carriers are forwarded to the second gate side, but tunneling thereof to the second gate electrode of the carrier is stopped by the potential barrier between the second layer and third layer of the second gate insulator. It is, therefore, possible to capture the sufficient carriers even if the thickness of the second layer of the second gate insulator is formed thinner than the conventional one and eventually, to make the second insulator thin as a whole even if the third layer is added thereto. This enables reduction of the applied voltage to the second gate electrode when performing the carrier injection.
- To inject a carrier in the second gate insulator, a carrier is first injected in the first channel forming region from the source region, according to the feature as described in (2) above. This carrier injection is achieved by forward-biasing the source region to the first channel forming region, or by feeding the potential exceeding the threshold voltage to the first gate electrode to induce a channel in the surface of the first channel forming region. Next, the predetermined potential is fed from the first potential feeding means to the drain region so that such energy as to get over the potential barrier formed at the interface between the second channel forming region and second gate insulator may be applied to the carrier. Furthermore, the predetermined potential is fed from the second potential feeding means to the second gate electrode so that an auxiliary electric field to have the carrier having overcome the potential barrier reached the second layer may be generated. To inject a carrier from the second channel forming region in one side in the second gate insulator in one side in the structure described in (3), a carrier is supplied first from the source and drain region at the other side to a channel formed in the second channel forming region at the other side, then supplied through said channel to a channel formed in the first channel forming region and then through the channel supplied to said second channel forming region in one side. Above mentioned each channel is induced in the respective channel forming region by applying to the second gate at the other side and first gate a respective potential larger than a gate threshold voltage of the respective gate.
- According to the feature as described in (3) above, the stored data are independently held by the second gate insulator at one side and second gate insulator at the other side. It is, therefore, possible to store two-bit data in one memory cell and eventually, to provide a high integration density memory.
- According to the feature as described in (4) above, it is possible to inject and extract the carrier to and from the second gate insulator by applying to any of second gate electrodes the potential whose polarity is the same both in the injection and extraction. This simplifies the circuit configuration and manufacturing process for a carrier injection and extracting.
- FIG. 1 shows a section of a nonvolatile memory cell in a first embodiment of the present invention.
- FIG. 2 shows an equivalent circuit of a nonvolatile memory cell in FIG. 1.
- FIG. 3 shows a circuit configuration for a nonvolatile memory array in a first embodiment of the present invention.
- FIG. 4 shows a circuit configuration for a nonvolatile memory array in a second embodiment of the present invention.
- FIG. 5 is a signal waveform illustration showing a programming and reading method for a memory array.
- FIG. 6 shows a circuit configuration for a nonvolatile memory array in a third embodiment of the present invention.
- FIG. 7 shows a circuit configuration for a nonvolatile memory array in a fourth embodiment of the present invention.
- FIG. 8 shows a section of a nonvolatile memory cell in a second embodiment of the present invention.
- FIG. 9 shows a section of a nonvolatile memory cell in a third embodiment of the present invention.
- FIG. 10 shows a section of an example modified from a nonvolatile memory cell in a third embodiment of the present invention.
- FIG. 11 shows a section of a nonvolatile memory cell in a fourth embodiment of the present invention.
- FIG. 12 shows an equivalent circuit of a nonvolatile memory cell in FIG. 11.
- FIG. 13 shows a section of a nonvolatile memory cell in a fifth embodiment of the present invention.
- FIG. 14 shows a section of a nonvolatile memory cell in a sixth embodiment of the present invention.
- FIG. 15 shows a section of an example modified from a nonvolatile memory cell in a sixth embodiment of the present invention.
- FIG. 16 shows a section of a nonvolatile memory cell in a seventh embodiment of the present invention.
- FIG. 17 shows an example of a circuit configuration for a memory array.
- FIG. 18 shows an example of a circuit configuration for a memory array.
- The detailed description of the present invention is now provided below in reference to the accompanying drawings. FIG. 1 shows a section of a nonvolatile memory cell in a first embodiment of the present invention and FIG. 2, an equivalent circuit thereto.
- A well101 is formed in a surface of a
substrate 10 and a n+source region (S) 121 and n+drain region (D) 122 are formed at an interval in a surface of thewell 101. Used as thesubstrate 10 is a semiconductor substrate or a SOI substrate in the main surface of which a semiconductor thin film is formed. - A first
channel forming region 111 adjacent to thesource region 121 is formed in a channel forming region between thesource region 121 and drainregion 122, and a secondchannel forming region 112 is formed adjacent to thedrain region 122. - A first gate electrode (G1) 141 is formed on a first gate insulator on a surface of the first
channel forming region 111. A second gate electrode (G2) 142 is formed on asecond gate insulator 132 with carrier charge trapping means on a surface of the secondchannel forming region 112. Thesecond gate electrode 142 andgate insulation film 132 thereof are extended to cover part and end surface of a drain side of thefirst gate electrode 141, and thefirst gate electrode 141 andsecond gate electrode 142 are insulated by thesecond gate insulator 132. - As described above, an insulator to insulate the
first gate electrode 141 andsecond gate electrode 142 may be separately formed as another (third ) insulation film depending on a method of manufacturing thereof without being restricted by the extended gate insulator. - The
second gate insulator 132 with the carrier charge trapping means is of a multilayer structure. Adopted in an embodiment of the present invention is of a three-layer construction wherein afirst layer 132 a (silicon oxide layer or silicon nitrided oxide layer ON); asecond layer 132 b (silicon nitride film layer□N□, tantalum oxide film T□ or silicon oxi-nitride film ON whose oxygen to nitrogen ratio is smaller than that of the first and a third layer and athird layer 132 c (silicon oxide film or silicon nitrided oxide film ON) which forms a potential barrier at the interface with thesecond gate electrode 142 are laminated in their order. - With respect to the second layer of the
second gate insulator 132, a carrier trapping level is formed at least at one location at the interface with thefirst layer 132 a orthird layer 132 c or within the second layer itself and captured is a carrier injected from the second channel forming region (112) to thesecond gate insulator 132. - Next, described below is a principle of the operation regarding the memory cell as described above. According to an embodiment of the present invention, a carrier is first injected from the
source region 121 to the channel forming region. Further, the carrier is injected from the secondchannel forming region 112 to thesecond gate insulator 132 overcoming the potential barrier therebetween. To inject a carrier from thesource region 121 to the channel forming region, either of two conditions A and B below is required to be satisfied. - Condition A:
- A potential which is higher than the first gate threshold voltage (Vth1) in reference to the
source region 121 is applied to thefirst gate electrode 141, or a constant predetermined potential is applied to thefirst electrode 141 and in a surface of the channel forming region under thefirst gate electrode 141, a channel is induced by a potential of thesource region 121 which is lower than the value obtained by having the first gate electrode threshold voltage (Vthl) subtracted from the predetermined potential (PAC injection, CHE injection). - Condition B:
- The
source region 121 is forward-biased to a channel forming region and minority carriers are injected in the channel forming region (MC injection). - Furthermore, two conditions C and D below are required to be satisfied simultaneously in order to inject the carrier injected in the second
channel forming region 112 via the firstchannel forming region 111 into thesecond gate insulator 132 getting over a potential barrier (VB) between thechannel forming region 112 andsecond gate insulator 132 corresponding to thefirst layer 132 a. - Condition C:
- The potential difference (VDB) between the
drain region 122 and channel forming region will be more than (VB−2□F2). - Condition D:
- The potential (VG2B) obtained by a formula (1) below will be applied to the
second gate electrode 142 in reference to a channel forming region. - V G2B =V B +V th2+(t i2)/□i2)□(2qN b2□si)□□□□□(V B)□□□□−(−2□F2+Vs)□□□ □+οV th (1),
- where
ti2 Film thickness of the second gate insulator 132□i2 Permittivity of the second gate insulator 132□si Permittivity of a channel forming region (Permittivity of Si in an embodiment of the present invention) q Unit charge (Charge of an electron) Nb2 Impurity concentration of the second channel forming region (112) □F2 Fermi-level of the second channel forming region 112 Vs Potential of a source region Vth2 Gate threshold voltage of the second gate □□electrode 142 VB Potential barrier height (value converted to volt) □between a channel forming region and the second gate □insulator □Vth Change in the gate threshold voltage of the second gate electrode (142) after programming - With respect to the ti2 formed in the three-layer structured
second gate insulator 132, ti2/□i2 is denoted by ti2-1/□i2-1+ti2-2/οi2-2+ti2-3/□i2-3, where, ti2-1 and □i2-1; □i2-2 and □i2-2; and ti2-3 and □i2-3 is the film thickness and permittivity of thefirst layer 132 a; thesecond layer 132 b; and thethird layer 132 c, respectively. □i2 may be any of □i2-1, □i2-2 and □i2-3 or the intermediate value therebetween, but the permittivity of the first layer is generally adopted in many cases. - According to an embodiment of the present invention, if the condition C is satisfied, the potential or kinetic energy getting over the potential barrier (VB) is applied to the carrier within the second
channel forming region 121 and the carrier is injected within thesecond gate insulator 132 getting over the potential barrier caused by the first layer 231 a and further, if the condition D is satisfied, the carrier having got over the potential barrier (VB) is attracted to the second layer and stored. As will be recited below, the applied potential (Condition D) to thesecond gate electrode 142 may be the one which is smaller than that as described above. - While, the
second gate electrode 132 is of a three-layer structure according to an embodiment of the present invention and thus, the carrier injected from the secondchannel forming region 112 into the second gate insulator having overcome a potential barrier is stopped to be injected (tunnel-through) into thegate electrode 142 by a potential barrier formed between the second layer and thethird layer 132 c of the second gate insulator. It is, therefore, possible to capture the carrier even if the thickness of thesecond layer 132 b is made thin. - As described above, it is, according to an embodiment of the present invention, to make the thickness of the
second layer 132 b thin and eventually, to reduce that of the entiresecond gate insulator 132, since thegate insulator 132 is of a three-layer structure. Thus, the value of the third term at the right side□ (ti2/□i2) . . . +Vs□□□□ in the equation (1) is half that of a floating gate memory or MNOS memory. About one volt voltage reduction is possible as an example of an absolute value and the second electrode potential (VG2B) is 4.1V+□Vth. Furthermore, it is possible to make the programming current flowing in thesecond gate insulator 132 greater than one order of magnitude compared to the current necessary for the conventional MONOS programming and a program time one order of magnitude smaller is realized. - Also, if an energy larger than the potential barrier V□ is supplied to a carrier with a potential drop of more than V□ in a surface of the channel forming region adjacent to the drain region which is within a distance several times equal or less than about 6 times the mean free path of a hot carrier Lo (□10 nm) during the channel hot electron (CHE) injection, the potential barrier (V□) against a carrier can be overcome even with a gate potential (second gate electrode potential, e.g. 1-2V) which is smaller than the gate potential (VG2B) in the equation (1) due to the ballistic effect generated by a step channel structure(see S. Ogura, A. Hori, J. Kato, M. Yamanaka, S. Odanaka, H. Fujimoto, K. Akamatsu, T. Ogura, M. Kojima and H. Kotani, “Low Voltage, Low Current, High Speed Program Step Split Gate Cell with Ballistic Direct Injection for EEPROM/Flash” 1998 IDEM, Technical Digest, 36.5, p.0987) and the carrier can arrive at the second layer getting over the potential barrier. The gate electrode potential in the step channel structure as described above is represented by VB−□GB hereinafter below where □GB is the work function difference between the gate material and second channel forming region.
- Even if the step channel structure is not provided therein, an auxiliary electric field from the second gate electrode can be reduced to be a far smaller value including zero owing to a channel of a direction of a carrier movement to the second gate by lattice scattering in the surface of the channel forming region, if the energy adequately greater than that of the potential barrier is supplied to the carrier by the before mentioned potential drop more than V□□ in the surface of the channel forming region within the distance of several times of Lo with the second channel forming region equal to or shorter than about 6 times of Lo. This achieves the carrier injection with a gate potential which is smaller than the value VG2B in equation (1) above.
- According to the respective conditions as described above, the carrier is injected from part of the second
channel forming region 112 into thesecond gate insulator 132 and trapped in part field therein becomes attenuated and thus, further injection is conducted around the portion in which the carrier is already trapped. - Next, a carrier erase (extraction)mechanism in the memory cell is described below. Since the three-layer structure is adopted in the
second gate insulator 132 according to an embodiment of the present invention, two types of erase mechanism below can be selectively used. - (a) First Erase Mechanism
- A potential whose polarity is the same as that of the carrier charge is fed to the
second gate electrode 142 and the carrier which is injected and captured in the second layer of the second gate insulator is returned via tunnel to the channel forming region through thefirst layer 132 a (The average electric field required for this step is about 8 MV/cm). To adopt this erase mechanism, a carrier tunnel probability of thefirst layer 132 a is preferably predetermined to be higher than that of thethird layer 132 c. - More particularly, the thickness of the
first layer 132 a is made thinner than that of thethird layer 132 c if the material of eachpotential barrier layer second layer 132 b to the carrier may be lower than that between the second and third layers if each thickness thereof is the same. - (b) Second Erase Mechanism
- A potential whose polarity is different from that of the carrier charge is fed to the
second gate electrode 142 and the carrier which is injected and captured in the second layer of the second gate insulator is extracted by tunnel-transferring thethird layer 132 c. To adopt this erase mechanism, a carrier tunnel probability of thethird layer 132 c is preferably predetermined to be higher than that of thefirst layer 132 a. - More particularly, the thickness of the
third layer 132 c is made thinner than that of thefirst layer 132 a if the material of each potential barrier layer is the same. Adopted is such material combination that the barrier height between the second and third layers viewed from thesecond layer 132 b to the carrier may be lower than that between the first and second layers if each thickness thereof is the same. - In order to adopt the first erase mechanism, it is required to supply to the
second gate electrode 142 the potential whose polarity changes depending on the programming and erasing operation. That is, if the carrier is assumed to be an electron, the positive potential is required to be applied when programming and the negative potential, when erasing. However, additional circuits to generate a high potential with a different polarity on a LSI and structures to isolate negative potential generated portions are necessary which results in increasing the manufacturing cost. - While, according to an embodiment of the present invention, both carrier injection and extraction are possible only by supplying to the
second gate electrode 142 the potential with the same polarity and different levels if the second erase mechanism is specifically adopted. - According to an embodiment of the present invention, the
second gate insulator 132 is of a three-layer structure and thethird layer 132 c as a potential barrier layer is disposed at the interface with thesecond gate electrode 142. This makes thinner thesecond layer 132 b with keeping carrier charge trapping function and enables the carrier extraction to the gate side by the tunnel transition through thethird layer 132 c. However, if the potential to extract the carrier to the gate side is applied to thesecond gate electrode 142, the electric field caused by this potential is also effective to a carrier within thechannel forming region 112. In a conventional memory structure wherein the carrier injection from the channel forming region to thesecond gate insulator 132 is conducted by a tunnel transition, the probability of a carrier tunnel within an insulator (corresponding to thefirst layer 132 a in an embodiment of the present invention) formed on a surface of a channel forming region is predetermined to be high. This causes the simultaneous tunnel injection from thechannel forming region 112 to thesecond gate insulator 132 and makes it substantially impossible to extract the carrier from thesecond gate insulator 132. - While, it is possible to make adequately low the probability of the carrier tunnel across the
first layer 132 a (channel forming region side) since the carrier injection from thechannel forming region 112 to thesecond gate insulator 132 is conducted not by tunnel transfer but by overcoming the potential barrier according to an embodiment of the present invention. Thus, it is possible to extract a number of injected carriers through thethird layer 132 c by reducing the tunnel injection volume to the second gate insulator to be negligibly small even if thesecond gate electrode 142 is made to be in the high potential. - In the case the second erase mechanism is adopted, a silicon oxide film (O) and silicon nitrided oxide film (ON), etc. are preferably used for the
first layer 132 a and the thickness of each film is desired to be more than about 3 nm. Further, a silicon nitride film (N) and tantalum oxide film (T) are preferably used for thesecond layer 132 b and the silicon nitride film thickness is desirably less than 10 nm for the low voltage programming, however, it is confirmed that the programming is possible even with 4 nm thick film. - The silicon nitride film of the
second layer 132 b may include smaller volume of oxygen in atomic percent than that in the silicon nitrided oxide film used in the first and third layers. The thickness of the tantalum oxide is preferably less than about 50 nm. It is recommended that the silicon oxide film (O) or the silicon nitrided oxide film (ON) be used for the third layer and the film thickness thereof be more than about 2 nm. - That is, combinations among the first, second and third layers of the second gate insulator can be designated such as O/N/O, ON/N/O, ON/N/ON, O/N/ON, O/T/O, ON/T/O, ON/T/ON AND O/T/ON.
- It is possible to provide a memory cell which is programmable and erasable with low voltage and same polarity if the memory cell is so structured that the
first layer 132 a is comprised of a silicon oxide film or a silicon nitrided oxide film with the film thickness of about 3-4 nm and the third layer, a silicon oxide film or a silicon nitrided oxide film with the film thickness of about 2-4 nm. - However, if a silicon oxide film is used for the first layer and a silicon nitrided oxide film is adopted for the third layer, the film thickness of both layers may be the same. The reason for this is that a potential barrier between the second layer and the first layer viewed from the second layer against the silicon nitrided oxide film is low and the carrier tunnel probability to the third layer becomes larger than a potential barrier between the second layer and the first layer even if the film thickness is the same. Also, it is possible to make the thickness of the third layer thinner than that of the first layer if the silicon nitrided oxide film is used for each layer.
- While, if the potential more than the value (VB−2□F2) in the condition C is supplied to the
drain region 122 and a depletion layer is extended from thedrain region 122 to a surface of the secondchannel forming region 112 and arrived at the first channel forming region, the potential difference or energy to be given to the carrier in the secondchannel forming region 112 is lowered and the carrier injection efficiency to thesecond gate insulator 132 is decreased. - To prevent the carrier injection efficiency decrease as described above, it is preferred that the impurity concentration (Nb2) of the second
channel forming region 112 be higher than the impurity concentration (Nb1) of the firstchannel forming region 111. It is also recommended that a rough target value of the impurity concentration (Nb2) be the value given by an equation below if an effective channel length of the secondchannel forming region 112 is Leff. - N b2□□si(V B−2□F2)/q L eff2 (2)
- If the effective channel length (Leff) is 60 nm, Nb2 is required to be more than 4E17 cm-3 according to the equation (2) above. As evident from the equation (2), the impurity concentration becomes four times the rough target value if the effective channel length (Leff) of the second
channel forming region 112 becomes a half. - The equation (2) is the one representing the relation that the impurity concentration of the second
channel forming region 112 is uniform and a drain region has the same impurity concentration portion as that of the second channel forming region. It is, therefore, necessary to establish a higher value with respect to the impurity concentration of the second channel forming region if the impurity concentration of the secondchannel forming region 112 is made high in part or thedrain region 122 is made to be higher in its impurity concentration. - If the impurity concentration of the second
channel forming region 112 is made to be higher than that of the firstchannel forming region 111 is confirmed by the fact that a punch-through voltage from the drain region (greater reverse bias is fed to a drain region than to a source region.) becomes smaller than that from the source region if voltage is applied between the drain and source regions. - Next, provided below is the description regarding a nonvolatile memory array so configured that the nonvolatile memory cell as described above is aligned in the form of a matrix. FIG. 3 shows an example of a connection configuration of a first nonvolatile memory array.
- A source region (S)121 of each memory cell on a same row is connected by a bit line (LB). A drain region (D) 122 of memory cells adjacent to the direction of a row is commonly connected and connected to the direction of a column by a common line (Lc). A first gate electrode (G1) 141 of each memory cell on a same column is connected by a word line (Lw). A second gate electrode (G2) 142 of each memory cell on a same column is connected by a control line (Lc).
- FIG. 4 shows a connection configuration of a second nonvolatile memory array. A source region (S)121 of each cell on a same row is connected by the bit line (LB). Each drain region (D) 122 of the memory cells adjacent to the direction of a row is connected and also connected by a common line (Lc) in the direction of a column. A first gate electrode (G1) 141 of each memory cell on a same row is connected by a word line (Lw). A second gate electrode (G2) 142 of each memory cell on a same row is connected by a control line (Lc).
- FIG. 5 is a signal waveform illustration showing a method of programming a memory array in the first and second connection configuration. When programming (writing) the selected memory cell, a channel is formed by applying to the first
channel forming region 111 the potential (Vwpr1) which is higher than the gate threshold voltage (Vth1) on thefirst gate electrode 141. According to the condition C, the potential which is higher than the value (VB−2□F2) is applied to the selected common line (drain region 122) (Lc), and applied to an unselected common line (Lc) is an adequate potential (including zero volt) in the direction of the reverse bias which is lower than junction breakdown voltage. According to the condition D, the potential which is higher than VG2B(or VB−2□GB) is applied to the selected control line (second gate electrode 142)(Ls), and applied to an unselected common line (Ls) is such predetermined potential (including zero volt) that the programming may not be caused by tunnel current. - Applied in advance to a bit line (LB) is a predetermined potential (VBPr) which is higher than the value (VWPr1−Vth1) obtained by subtracting the threshold voltage (Vth1) from the potential (VWPr1) to be fed to the word line (Lw). When programming a memory array, the potential (VBPr1) which is higher than the difference value (VWPr1−Vth1) or the potential (VBPro) which is lower than the difference value (VWPr1−Vth1) is applied thereto depending on the content of the data stored. In this step, it is possible to program information in the form of a multivalue if the applied potential (VBPr0) to the bit line (LB) is selected out of multi value as shown with broken lines.
- Based on the program operation as described above, a carrier injected from the
source region 121 to the channel forming region is injected in thesecond layer 132 b by getting over the potential barrier between the secondchannel forming region 112 and second gate insulator 132 (first layer 132 a) and thus, the information responsive to the potential applied to the bit line (LB) is stored in the form of nonvolatility . - When reading the data stored in the selected memory cell, the reverse bias potential (VBRD) is applied to the bit line (LB) of the memory cell and applied to the control line (Ls) is the potential (VCRD) which is higher than the smaller value out of the programmed gate threshold voltage (Vth2) of the
second gate electrode 142 and also, applied to the word line (Lw) is the potential (VWRD) which is higher than the programmed gate threshold voltage (Vth1) in thefirst gate electrode 141. In the state as described above, whether a memory cell is on or off, i.e. the data are stored in the memory cell is judged by detecting the current (iWRD) flowing in the bit line (LB) by a sensing amplifier. The data judgment as described above may be made not by directly detecting the current but by the discharge speed (potential change) of an electric charge which has charged the bit line. - However, the methods for configuring and programming a memory cell may be modified as follows not limiting to those as described above.
- FIG. 6 is an illustration showing a first modified example of the connection configuration. A source region (S)121 of memory cells adjacent to the direction of a row is commonly connected and is connected by a common line (Lc) to the direction of a column. A drain region (D) 122 of each memory cell in a row direction is connected by a bit line (LB). A first gate electrode (G1) 141 of each memory cell in a column direction is connected by a word line (Lw). A second gate electrode (G2) 142 of each memory cell in a column direction is connected by a control line (Lc).
- FIG. 7 is an illustration showing a second modified example of a connection configuration. A
source region 121 of each memory cells adjacent to the direction of a row is commonly connected and connected by a common line (Lc) to the direction of column. A drain region (D) 122 of each memory cell in a row direction is connected by a bit line (LB). Afirst gate electrode 141 of each memory cell in a column direction is connected by a word line (Lw). Asecond gate electrode 142 of each memory cell in a column direction is connected by a control line (Ls). - FIG. 8 shows a section of a nonvolatile memory cell in a second embodiment of the present invention. The same symbols as those used in the previous description represent the same or corresponding portions therein.
- According to the second embodiment of the present invention, contrary to the structure in a first embodiment of the present invention is the structure that a
first gate electrode 141 andgate insulator 131 thereof are superimposed with a second gate electrode andgate insulator 132 thereof at each end portion wherein thefirst gate electrode 141 andgate insulator 131 thereof are extended to cover a surface and end surface at the source side of thesecond gate electrode 142. - FIG. 9 shows a section of a nonvolatile memory cell in a third embodiment of the present invention. The same symbols as those used in the previous description represent the same or corresponding portions therein. According to the third embodiment of the present invention, a first and
second electrodes second gate insulator 132 formed therebetween and are reciprocally insulated by thesecond insulator 132. - In the first to the third embodiments of the present invention, provided previously was the description that the first and
second electrodes first insulator 131 or a second 132, but the insulation may be made with other (third) insulator. Or achieved may be multiple insulation in such a manner that thefirst gate insulator 131 or the second 132 is used, or the second 132 in combination with other insulation films. - As shown in FIG. 10 as a typical example of the present invention, in order to reduce the coupling capacitance between the
first gate electrode 141 andsecond gate electrode 142 and improve a drive speed, anitride film 141 b may be formed in advance on an upper surface of thegate electrode 141 or an end surface of thegate electrode 141 can be oxidized to form anoxide film 141 a or an surface of a side-wall (not shown in accompanying drawings) as an insulating material may be formed at a side surface of thegate electrode 141 in place of anoxide film 141 b. It is possible to form the side-wall by uniformly forming an insulating layer on, e.g. a main surface of thesubstrate 10 and selectively removing the insulator therefrom via an anisotropic etching method thereof. - FIG. 11 shows a section of a nonvolatile memory cell in a fourth embodiment of the present invention and FIG. 12, an equivalent circuit to a nonvolatile memory cell in FIG. 11. The same symbols as those used in the previous description represent the same or corresponding portions therein. A nonvolatile memory cell in a fourth embodiment of the present invention is featured in that the data corresponding to two bits can be independently stored in a memory cell.
- A well101 is formed in a surface of the
substrate 10 and a pair of n+source/drain regions SD1 (121) and SD2(122) are formed at an interval in a surface of thewell 101. In a channel forming region between each source and drainregions channel forming region 211 and secondchannel forming regions channel forming regions regions channel forming region 211 is disposed between thesecond channel regions - A first gate electrode (GI)241 is formed on a
first gate insulator 131 on a surface of the firstchannel forming region 211. A second gate electrode (G2) 242L at one side is formed on asecond gate insulator 132L with charge storing means at one side on a surface of the secondchannel forming region 212L. Thesecond gate electrode 242L at one side andgate insulator 132L are extended to cover part and end surface of thefirst gate electrode 241 at the one side of source and drainregion 221 side, and thefirst gate electrode 241 and thesecond gate electrode 242L at one side are insulated by thesecond gate insulator 132L at one side. - Likewise, a second gate electrode (G3) 242R at the other side is formed on a
second gate insulator 132R with charge storing means at other side on a surface of the secondchannel forming region 212R at the other side. Thesecond gate electrode 242R andgate insulator 132R thereof at the other side are extended to cover part and end surface of thefirst gate electrode 241 at the other side, and thefirst gate electrode 241 andsecond gate electrode 242R at the other side are reciprocally insulated by thesecond gate insulator 132R at the other side. - According to the fourth embodiment of the present invention, each of the
second gate insulators first layer 132 a (silicon oxide layer O or silicon nitrided oxide layer ON) forming a potential barrier at the interface with the channel forming region; asecond layer 132b(silicon nitride film layer N, tantalum oxide film T or silicon oxi-nitride film ON whose oxygen to nitrogen ratio is smaller than that of the first layer and third layer) and a third layerl32 c (silicon oxide film O or silicon nitrided oxide film ON) which forms potential barrier at the interface with thesecond gate electrode 142 are laminated in their order. However, if the low voltage drive as described above is not required, each of thesecond gate insulators - In the construction as described above, when injecting the carrier in the
second gate insulator 132L at one side, the carrier is injected from a source/drain region 222 at the other side to a secondchannel forming region 212R at the other side and further, to the secondchannel forming region 212L at one side via the firstchannel forming region 211. The carrier which has been injected as far as thechannel forming region 212L at one side is further injected in thegate insulator 132L at one side by getting over the potential barrier thereto. - Likewise, when injecting the carrier in the
second gate insulator 132R at other side, the carrier is injected from a source/drain region 221 at one side to the secondchannel forming region 212R at one side and further, to the secondchannel forming region 212L at other side via the firstchannel forming region 211. The carrier which has been injected as far as thechannel forming region 212R at the other side is injected in thegate insulator 132R at the other side by getting over the potential barrier thereto. - According to the fourth embodiment of the present invention, it is possible to independently memorize the data stored in each of the
second gate insulators - However, it is possible to program a memory cell with low voltage if each of the
second gate insulators - Furthermore, if the carrier is extracted to a gate electrode by controlling each carrier tunnel probability of a first layer and a third layer of the
second gate insulators - FIG. 13 shows a section of a nonvolatile memory cell in a fifth embodiment of the present invention. The same symbols as those used in the previous description represent the same or corresponding portions therein.
- The structure of a memory cell disclosed in the fourth and the fifth embodiment of the present invention is different with respect to a relation between the upper and lower portions of an electrode wherein both ends of the first gate electrode241 (and a gate insulator or
other insulator 131 c) are formed to cover the end portion and end surface of each of thesecond gate electrodes - The same advantage as that in the second embodiment of the present invention is achieved in this fifth embodiment thereof. Furthermore, provided is a structure suitable for interconnecting the
first gate electrode 241 across source/drain regions - FIG. 14 shows a section of a nonvolatile memory cell in a sixth embodiment of the present invention. The same symbols as those used in the previous description represent the same or corresponding portions therein.
- According to the sixth embodiment, a
first gate electrode 241 is formed on thefirst gate insulator 131 on a surface of the firstchannel forming region 211. Each of thesecond gate insulators channel forming regions second gate electrodes first gate electrode 241 andsecond electrodes -
Second gate electrodes second gate insulator 132 on a surface of each of the secondchannel forming regions first gate electrode 241. The same advantage as that in the fourth and fifth embodiments of the present invention is achieved in this sixth embodiment. - In the sixth embodiment of the present invention, however, the word line (Lw) is connected to the
first gate electrode 241 after forming asecond gate insulator 132 on the entire upper surface of thefirst gate electrode 241 and by having an upper surface thereof exposed. As shown in FIG. 15, theinsulator 132 becomes thin in thickness at an upper portion of thegate electrode 241 and the insulation effect on the upper portion is deteriorated. In the case of the foregoing, an end surface of thegate electrode 241 can be oxidized to form an oxide film 241 a or in place of the oxide film 241 a, a side-wall insulator (not shown in accompanying drawings) as insulating material maybe formed on a side surface of thegate electrode 241 as shown in FIG. 15. - As described above, the high speed and low voltage programming is achievable since it is possible to reduce the capacitance between each gate if each gate electrode is insulated together with not only gate insulators but also other insulators.
- FIG. 16 shows a section of a nonvolatile memory cell in a seventh embodiment of the present invention. The same symbols as those used in the previous description represent the same or corresponding portions therein.
- According to the seventh embodiment of the present invention, each of the
second gate insulators insulator 401 formed on a surface of each of thesecond gate electrodes second gate electrodes second gate insulator 132 is etched to reform thefirst gate insulator 103. The same advantage as that in the embodiments of the present invention is achievable in this seventh embodiment. - Next, provided is the description of a nonvolatile memory array so configured and structured that a nonvolatile memory cell is aligned in the form of a matrix. FIG. 17 shows an example of a first configuration for the nonvolatile memory array and FIG. 18, an example of a second configuration for the nonvolatile memory array.
- In FIG. 17, source and drain regions SD1 (221) and SD2 (222) of memory cells adjacent to a direction of a row is commonly connected and to a direction of a column is connected by a bit line (LB). A first gate electrode (G1) 241 in a column is connected by a word line (Lw). A second one-
side gate electrode 242L in a column is connected by a first control line (Lsa) and a second the-other-side gate electrode 242R in a column is connected by a second control line (Lsb). - In FIG. 18, a source and drain region SD1 (221) at one side in each nonvolatile memory cell in a same row is connected by a bit line (LB). A source and drain region SD2 (222) of memory cells adjacent to the direction of a row in a column is connected and thereof is connected by a common line (Lc). A first gate electrode (G1) 241 in a column is connected by a word line (Lw). A second gate electrode (G2) 242L at one side in a column is connected by a first control line (Lsa) and a second gate electrode (G2) 242R at the other side in a column is connected by a second control line (Lsb).
- Provided below are some of the advantages according to the present invention.
- (1) A second gate insulator is of a three-layer structure. A carrier injected in a channel forming region is injected getting over a potential barrier between the channel forming region and a first layer of the second gate insulator by being given energy to get over the potential barrier within the length of several time of Lo in a second channel forming region. This enables the thickness of the second gate insulator to be thinner and reduce the potential of the second gate electrode needed when injecting a carrier.
- (2) Second gate electrodes and insulator thereof are disposed on both sides of a first gate electrode and the carrier within the channel forming region can be independently injected in each of the second insulators. This results in enabling a memory cell to store two-bit data therein and providing a high integrated density memory.
- (3) The carrier injection and extracting thereof to and from the second gate insulator can be conducted only by applying to the second gate electrode a potential whose polarity is the same both for the injection and extraction. This simplifies circuit configuration for the carrier injection and extraction.
- While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.
Claims (61)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/861,489 US6399441B1 (en) | 1999-08-05 | 2001-05-21 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14725899P | 1999-08-05 | 1999-08-05 | |
US09/473,031 US6255166B1 (en) | 1999-08-05 | 1999-12-28 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
US09/861,489 US6399441B1 (en) | 1999-08-05 | 2001-05-21 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/473,031 Division US6255166B1 (en) | 1999-08-05 | 1999-12-28 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020045315A1 true US20020045315A1 (en) | 2002-04-18 |
US6399441B1 US6399441B1 (en) | 2002-06-04 |
Family
ID=26844763
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/473,031 Expired - Lifetime US6255166B1 (en) | 1999-08-05 | 1999-12-28 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
US09/861,489 Expired - Lifetime US6399441B1 (en) | 1999-08-05 | 2001-05-21 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/473,031 Expired - Lifetime US6255166B1 (en) | 1999-08-05 | 1999-12-28 | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
Country Status (2)
Country | Link |
---|---|
US (2) | US6255166B1 (en) |
JP (1) | JP2001102466A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6816414B1 (en) | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US20070105306A1 (en) * | 2005-11-04 | 2007-05-10 | Freescale Semiconductor, Inc. | Nanocrystal bitcell process integration for high density application |
US7889549B2 (en) | 2007-10-19 | 2011-02-15 | Renesas Electronics Corporation | Nonvolatile semiconductor memory and data programming/erasing method |
Families Citing this family (211)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6469935B2 (en) * | 1999-08-05 | 2002-10-22 | Halo Lsi Design & Device Technology, Inc. | Array architecture nonvolatile memory and its operation methods |
US6255166B1 (en) * | 1999-08-05 | 2001-07-03 | Aalo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
JP3912937B2 (en) * | 1999-08-10 | 2007-05-09 | スパンション インク | Multi-bit non-volatile memory using non-conductive charge trap gate |
WO2001017031A1 (en) * | 1999-08-27 | 2001-03-08 | Macronix America, Inc. | Easy shrinkable novel non-volatile semiconductor memory cell utilizing split dielectric floating gate and method for making same |
JP2001085422A (en) * | 1999-09-17 | 2001-03-30 | Tokyo Electron Ltd | Method and system for forming laminated gate insulating film |
JP2001148434A (en) * | 1999-10-12 | 2001-05-29 | New Heiro:Kk | Non-volatile memory cell and its usage, manufacturing method, and non-volatile memory array |
US6248633B1 (en) * | 1999-10-25 | 2001-06-19 | Halo Lsi Design & Device Technology, Inc. | Process for making and programming and operating a dual-bit multi-level ballistic MONOS memory |
JP4346228B2 (en) * | 2000-09-21 | 2009-10-21 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP2002170891A (en) * | 2000-11-21 | 2002-06-14 | Halo Lsi Design & Device Technol Inc | Manufacture of dual bit multi-level ballistic monos memory, programming, and operation process |
DE60133619T2 (en) | 2000-12-05 | 2009-06-10 | Halo Lsi Design And Device Technology Inc. | Programming and erasing procedures in twin MONOS cell memories |
JP4083975B2 (en) * | 2000-12-11 | 2008-04-30 | 株式会社ルネサステクノロジ | Semiconductor device |
JP4325972B2 (en) | 2001-01-30 | 2009-09-02 | セイコーエプソン株式会社 | Manufacturing method of semiconductor integrated circuit device including nonvolatile semiconductor memory device |
JP3496932B2 (en) | 2001-01-30 | 2004-02-16 | セイコーエプソン株式会社 | Semiconductor integrated circuit device including nonvolatile semiconductor memory device |
US6531350B2 (en) * | 2001-02-22 | 2003-03-11 | Halo, Inc. | Twin MONOS cell fabrication method and array organization |
US6418062B1 (en) * | 2001-03-01 | 2002-07-09 | Halo Lsi, Inc. | Erasing methods by hot hole injection to carrier trap sites of a nonvolatile memory |
JP2002270704A (en) * | 2001-03-07 | 2002-09-20 | Seiko Epson Corp | Nonvolatile semiconductor memory device and manufacturing method therefor |
ATE458249T1 (en) | 2001-03-15 | 2010-03-15 | Halo Inc | DOUBLE BIT MONOS MEMORY CELL USE FOR WIDE PROGRAM BANDWIDTH |
JP4422944B2 (en) * | 2001-03-26 | 2010-03-03 | ヘイロ エルエスアイ インコーポレイテッド | MONOS memory array |
JP2002299609A (en) * | 2001-03-29 | 2002-10-11 | Nec Corp | Semiconductor device and method of manufacturing the same |
JP3640175B2 (en) | 2001-04-13 | 2005-04-20 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3780865B2 (en) | 2001-04-13 | 2006-05-31 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP4715024B2 (en) * | 2001-05-08 | 2011-07-06 | セイコーエプソン株式会社 | Program method for nonvolatile semiconductor memory device |
JP2002334588A (en) | 2001-05-11 | 2002-11-22 | Seiko Epson Corp | Programming method for non-volatile semiconductor memory |
JP3682462B2 (en) * | 2001-05-31 | 2005-08-10 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3716914B2 (en) | 2001-05-31 | 2005-11-16 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3606231B2 (en) * | 2001-05-31 | 2005-01-05 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3640177B2 (en) * | 2001-06-04 | 2005-04-20 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3640176B2 (en) * | 2001-06-04 | 2005-04-20 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
DE60222504T2 (en) * | 2001-07-06 | 2008-06-19 | Halo Lsi Design And Device Technology Inc. | Method of making self-aligning L-shaped sidewall spacers |
JP3640179B2 (en) * | 2001-07-23 | 2005-04-20 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3594001B2 (en) | 2001-07-23 | 2004-11-24 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3622697B2 (en) | 2001-07-23 | 2005-02-23 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3873679B2 (en) | 2001-07-23 | 2007-01-24 | セイコーエプソン株式会社 | Semiconductor capacitance device, booster circuit, and nonvolatile semiconductor memory device |
JP3640180B2 (en) * | 2001-07-23 | 2005-04-20 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
TW546840B (en) | 2001-07-27 | 2003-08-11 | Hitachi Ltd | Non-volatile semiconductor memory device |
JP3849759B2 (en) * | 2001-07-31 | 2006-11-22 | セイコーエプソン株式会社 | Semiconductor device |
JP3812645B2 (en) * | 2001-07-31 | 2006-08-23 | セイコーエプソン株式会社 | Semiconductor device |
JP2003068891A (en) * | 2001-08-24 | 2003-03-07 | Hitachi Ltd | Semiconductor storage element, semiconductor device and method for controlling the same |
JP3659205B2 (en) * | 2001-08-30 | 2005-06-15 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device and driving method thereof |
JP3452056B2 (en) | 2001-09-14 | 2003-09-29 | セイコーエプソン株式会社 | Method for manufacturing semiconductor device |
US6518124B1 (en) | 2001-09-18 | 2003-02-11 | Seiko Epson Corporation | Method of fabricating semiconductor device |
US6413821B1 (en) | 2001-09-18 | 2002-07-02 | Seiko Epson Corporation | Method of fabricating semiconductor device including nonvolatile memory and peripheral circuit |
JP2003091999A (en) * | 2001-09-19 | 2003-03-28 | Seiko Epson Corp | Nonvolatile semiconductor memory |
JP2003091998A (en) * | 2001-09-19 | 2003-03-28 | Seiko Epson Corp | Nonvolatile semiconductor memory |
JP2003091997A (en) * | 2001-09-19 | 2003-03-28 | Seiko Epson Corp | Nonvolatile semiconductor memory |
JP2003091996A (en) | 2001-09-19 | 2003-03-28 | Seiko Epson Corp | Nonvolatile semiconductor memory |
JP3671889B2 (en) | 2001-09-25 | 2005-07-13 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP3671890B2 (en) * | 2001-09-25 | 2005-07-13 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP3674564B2 (en) * | 2001-09-25 | 2005-07-20 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
US6925007B2 (en) * | 2001-10-31 | 2005-08-02 | Sandisk Corporation | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements |
US6897522B2 (en) * | 2001-10-31 | 2005-05-24 | Sandisk Corporation | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements |
JP2003208794A (en) * | 2002-01-10 | 2003-07-25 | Seiko Epson Corp | Nonvolatile semiconductor memory device |
JP3956709B2 (en) | 2002-01-23 | 2007-08-08 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP3726753B2 (en) * | 2002-01-23 | 2005-12-14 | セイコーエプソン株式会社 | Boost circuit for nonvolatile semiconductor memory device |
US6642441B2 (en) * | 2002-01-23 | 2003-11-04 | Kws Kleinwanzlebener Saatzucgt Ag | Inbred corn line KW4773 |
JP3531641B2 (en) | 2002-01-24 | 2004-05-31 | セイコーエプソン株式会社 | Method for manufacturing semiconductor device |
JP2003218244A (en) * | 2002-01-24 | 2003-07-31 | Seiko Epson Corp | Method of manufacturing semiconductor device |
JP3702851B2 (en) | 2002-01-24 | 2005-10-05 | セイコーエプソン株式会社 | Boost circuit for nonvolatile semiconductor device |
JP3772756B2 (en) | 2002-02-13 | 2006-05-10 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3738838B2 (en) * | 2002-02-13 | 2006-01-25 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP2003243616A (en) * | 2002-02-20 | 2003-08-29 | Seiko Epson Corp | Manufacturing method of semiconductor device |
JP2003243618A (en) | 2002-02-20 | 2003-08-29 | Seiko Epson Corp | Manufacturing method of semiconductor device |
JP2003243617A (en) * | 2002-02-20 | 2003-08-29 | Seiko Epson Corp | Manufacturing method of semiconductor device |
JP3726760B2 (en) | 2002-02-20 | 2005-12-14 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP2003258129A (en) * | 2002-03-01 | 2003-09-12 | Seiko Epson Corp | Manufacturing method of non-volatile memory device |
JP2003258132A (en) * | 2002-03-05 | 2003-09-12 | Seiko Epson Corp | Manufacturing method of non-volatile memory device |
JP2003258133A (en) * | 2002-03-05 | 2003-09-12 | Seiko Epson Corp | Manufacturing method of non-volatile memory device, and manufacturing method of semiconductor device |
JP3640186B2 (en) * | 2002-03-06 | 2005-04-20 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
US6838344B2 (en) * | 2002-03-12 | 2005-01-04 | Halo Lsi, Inc. | Simplified twin monos fabrication method with three extra masks to standard CMOS |
US6756271B1 (en) | 2002-03-12 | 2004-06-29 | Halo Lsi, Inc. | Simplified twin monos fabrication method with three extra masks to standard CMOS |
JP3900979B2 (en) * | 2002-03-14 | 2007-04-04 | セイコーエプソン株式会社 | Nonvolatile register and semiconductor device |
JP3843869B2 (en) * | 2002-03-15 | 2006-11-08 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3821026B2 (en) | 2002-03-18 | 2006-09-13 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3840994B2 (en) * | 2002-03-18 | 2006-11-01 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3821032B2 (en) | 2002-03-20 | 2006-09-13 | セイコーエプソン株式会社 | File storage type nonvolatile semiconductor memory device |
JP2003282744A (en) * | 2002-03-22 | 2003-10-03 | Seiko Epson Corp | Nonvolatile memory device |
JP4647175B2 (en) | 2002-04-18 | 2011-03-09 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
US7042045B2 (en) * | 2002-06-04 | 2006-05-09 | Samsung Electronics Co., Ltd. | Non-volatile memory cell having a silicon-oxide nitride-oxide-silicon gate structure |
JP3815381B2 (en) * | 2002-06-06 | 2006-08-30 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device and driving method thereof |
JP3867624B2 (en) * | 2002-06-06 | 2007-01-10 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device and driving method thereof |
AU2003263748A1 (en) * | 2002-06-21 | 2004-01-06 | Micron Technology, Inc. | Nrom memory cell, memory array, related devices and methods |
US6853587B2 (en) * | 2002-06-21 | 2005-02-08 | Micron Technology, Inc. | Vertical NROM having a storage density of 1 bit per 1F2 |
JP3622741B2 (en) * | 2002-07-12 | 2005-02-23 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
CN1319149C (en) * | 2002-07-19 | 2007-05-30 | 哈娄利公司 | Double metal/polycrystalline oxide nitride oxide silicon memory unit for wide programing |
JP2004071646A (en) * | 2002-08-01 | 2004-03-04 | Nec Electronics Corp | Nonvolatile semiconductor storage device and method of manufacturing and controlling the same |
JP3975349B2 (en) * | 2002-09-02 | 2007-09-12 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP2004103153A (en) * | 2002-09-11 | 2004-04-02 | Seiko Epson Corp | Voltage generating circuit for nonvolatile semiconductor memory device |
JP3975350B2 (en) * | 2002-09-11 | 2007-09-12 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP3972196B2 (en) * | 2002-09-18 | 2007-09-05 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP2004111749A (en) * | 2002-09-19 | 2004-04-08 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
CN100449779C (en) * | 2002-10-07 | 2009-01-07 | 株式会社半导体能源研究所 | Semiconductor device and mfg. method thereof |
US7391653B2 (en) * | 2002-10-15 | 2008-06-24 | Halo Lsi, Inc. | Twin insulator charge storage device operation and its fabrication method |
US7394703B2 (en) * | 2002-10-15 | 2008-07-01 | Halo Lsi, Inc. | Twin insulator charge storage device operation and its fabrication method |
US6900098B1 (en) * | 2002-10-15 | 2005-05-31 | Halo Lsi, Inc. | Twin insulator charge storage device operation and its fabrication method |
JP3743514B2 (en) * | 2002-10-24 | 2006-02-08 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP3664159B2 (en) * | 2002-10-29 | 2005-06-22 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
CN100583292C (en) * | 2002-10-30 | 2010-01-20 | 哈娄利公司 | Memory device containing double MONOS unit and method for operating the memory device |
JP3664160B2 (en) * | 2002-10-30 | 2005-06-22 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP3664161B2 (en) * | 2002-10-30 | 2005-06-22 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
US6828618B2 (en) * | 2002-10-30 | 2004-12-07 | Freescale Semiconductor, Inc. | Split-gate thin-film storage NVM cell |
JP2004186452A (en) | 2002-12-04 | 2004-07-02 | Renesas Technology Corp | Nonvolatile semiconductor memory device and its manufacturing method |
JP3871049B2 (en) * | 2002-12-10 | 2007-01-24 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP2004199738A (en) * | 2002-12-16 | 2004-07-15 | Seiko Epson Corp | Nonvolatile storage device |
JP4601287B2 (en) | 2002-12-26 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
KR100521371B1 (en) * | 2003-01-22 | 2005-10-12 | 삼성전자주식회사 | Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Type Nonvolatile Memory And Method Of Fabricating The Same |
JP4489359B2 (en) * | 2003-01-31 | 2010-06-23 | 株式会社ルネサステクノロジ | Nonvolatile semiconductor memory device |
JP3985689B2 (en) * | 2003-02-21 | 2007-10-03 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3786096B2 (en) * | 2003-02-28 | 2006-06-14 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
JP3873908B2 (en) * | 2003-02-28 | 2007-01-31 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP3786095B2 (en) * | 2003-02-28 | 2006-06-14 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device |
US6815764B2 (en) * | 2003-03-17 | 2004-11-09 | Samsung Electronics Co., Ltd. | Local SONOS-type structure having two-piece gate and self-aligned ONO and method for manufacturing the same |
US6982892B2 (en) * | 2003-05-08 | 2006-01-03 | Micron Technology, Inc. | Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules |
JP4393106B2 (en) * | 2003-05-14 | 2010-01-06 | シャープ株式会社 | Display drive device, display device, and portable electronic device |
JP2005024665A (en) * | 2003-06-30 | 2005-01-27 | Ricoh Co Ltd | Powder transport device, image forming apparatus, toner storage part, and process cartridge |
US6979857B2 (en) | 2003-07-01 | 2005-12-27 | Micron Technology, Inc. | Apparatus and method for split gate NROM memory |
US7095075B2 (en) * | 2003-07-01 | 2006-08-22 | Micron Technology, Inc. | Apparatus and method for split transistor memory having improved endurance |
JP2005051227A (en) * | 2003-07-17 | 2005-02-24 | Nec Electronics Corp | Semiconductor memory device |
US7085170B2 (en) * | 2003-08-07 | 2006-08-01 | Micron Technology, Ind. | Method for erasing an NROM cell |
US6873550B2 (en) * | 2003-08-07 | 2005-03-29 | Micron Technology, Inc. | Method for programming and erasing an NROM cell |
JP2005064295A (en) * | 2003-08-14 | 2005-03-10 | Oki Electric Ind Co Ltd | Semiconductor nonvolatile memory, method of recording information thereto, and method of reding information therefrom |
JP3767588B2 (en) * | 2003-08-29 | 2006-04-19 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device and control method thereof |
US6977412B2 (en) | 2003-09-05 | 2005-12-20 | Micron Technology, Inc. | Trench corner effect bidirectional flash memory cell |
JP4196191B2 (en) * | 2003-09-09 | 2008-12-17 | セイコーエプソン株式会社 | Nonvolatile semiconductor memory device and control method thereof |
US6830963B1 (en) | 2003-10-09 | 2004-12-14 | Micron Technology, Inc. | Fully depleted silicon-on-insulator CMOS logic |
US7184315B2 (en) * | 2003-11-04 | 2007-02-27 | Micron Technology, Inc. | NROM flash memory with self-aligned structural charge separation |
KR100585107B1 (en) * | 2003-11-13 | 2006-05-30 | 삼성전자주식회사 | Method for manufacturing local SONOS device using self aligning |
US7202523B2 (en) * | 2003-11-17 | 2007-04-10 | Micron Technology, Inc. | NROM flash memory devices on ultrathin silicon |
US7050330B2 (en) * | 2003-12-16 | 2006-05-23 | Micron Technology, Inc. | Multi-state NROM device |
US7301804B2 (en) * | 2003-12-16 | 2007-11-27 | Micro Technology, Inc. | NROM memory cell, memory array, related devices and methods |
US7241654B2 (en) * | 2003-12-17 | 2007-07-10 | Micron Technology, Inc. | Vertical NROM NAND flash memory array |
US7157769B2 (en) * | 2003-12-18 | 2007-01-02 | Micron Technology, Inc. | Flash memory having a high-permittivity tunnel dielectric |
US7569882B2 (en) * | 2003-12-23 | 2009-08-04 | Interuniversitair Microelektronica Centrum (Imec) | Non-volatile multibit memory cell and method of manufacturing thereof |
US20050251617A1 (en) * | 2004-05-07 | 2005-11-10 | Sinclair Alan W | Hybrid non-volatile memory system |
US6878991B1 (en) * | 2004-01-30 | 2005-04-12 | Micron Technology, Inc. | Vertical device 4F2 EEPROM memory |
US7221018B2 (en) * | 2004-02-10 | 2007-05-22 | Micron Technology, Inc. | NROM flash memory with a high-permittivity gate dielectric |
US6952366B2 (en) | 2004-02-10 | 2005-10-04 | Micron Technology, Inc. | NROM flash memory cell with integrated DRAM |
US7072217B2 (en) * | 2004-02-24 | 2006-07-04 | Micron Technology, Inc. | Multi-state memory cell with asymmetric charge trapping |
US7075146B2 (en) | 2004-02-24 | 2006-07-11 | Micron Technology, Inc. | 4F2 EEPROM NROM memory arrays with vertical devices |
JP2005260164A (en) * | 2004-03-15 | 2005-09-22 | Nec Electronics Corp | Non-volatile semiconductor storage device and its manufacturing method |
US7102191B2 (en) * | 2004-03-24 | 2006-09-05 | Micron Technologies, Inc. | Memory device with high dielectric constant gate dielectrics and metal floating gates |
CN100539155C (en) * | 2004-03-30 | 2009-09-09 | 精工电子有限公司 | Floating gate non-volatile memory |
JP4601316B2 (en) * | 2004-03-31 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
WO2005109438A2 (en) * | 2004-05-06 | 2005-11-17 | Halo Lsi, Inc. | Non-volatile memory dynamic operations |
US7274068B2 (en) | 2004-05-06 | 2007-09-25 | Micron Technology, Inc. | Ballistic direct injection NROM cell on strained silicon structures |
US7190603B2 (en) * | 2004-05-07 | 2007-03-13 | Halo Lsi, Inc. | Nonvolatile memory array organization and usage |
US20050259467A1 (en) * | 2004-05-18 | 2005-11-24 | Micron Technology, Inc. | Split gate flash memory cell with ballistic injection |
JP4422556B2 (en) * | 2004-06-10 | 2010-02-24 | 株式会社ルネサステクノロジ | Nonvolatile semiconductor memory device and writing method thereof |
JP5007017B2 (en) * | 2004-06-30 | 2012-08-22 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP2006024680A (en) * | 2004-07-07 | 2006-01-26 | Oki Electric Ind Co Ltd | Method for recording information on semiconductor non-volatile memory |
US20060067127A1 (en) * | 2004-09-30 | 2006-03-30 | Matrix Semiconductor, Inc. | Method of programming a monolithic three-dimensional memory |
US7149119B2 (en) * | 2004-09-30 | 2006-12-12 | Matrix Semiconductor, Inc. | System and method of controlling a three-dimensional memory |
US7119396B2 (en) * | 2004-10-08 | 2006-10-10 | Silicon Storage Technology, Inc. | NROM device |
US7518179B2 (en) | 2004-10-08 | 2009-04-14 | Freescale Semiconductor, Inc. | Virtual ground memory array and method therefor |
US20060193174A1 (en) * | 2005-02-25 | 2006-08-31 | O2Ic | Non-volatile and static random access memory cells sharing the same bitlines |
JP4541220B2 (en) * | 2005-04-13 | 2010-09-08 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor integrated circuit device |
TWI261340B (en) * | 2005-04-26 | 2006-09-01 | Macronix Int Co Ltd | Non-volatile memory and fabricating method thereof and operation thereof |
CN100409428C (en) * | 2005-04-28 | 2008-08-06 | 旺宏电子股份有限公司 | Non-volatile memory, its production and operation |
CN100437981C (en) * | 2005-05-09 | 2008-11-26 | 旺宏电子股份有限公司 | Non-volatility memory body and mfg. method and operating method thereof |
US7307882B2 (en) * | 2005-06-29 | 2007-12-11 | Macronix International Co., Ltd. | Non-volatile memory |
US7642594B2 (en) * | 2005-07-25 | 2010-01-05 | Freescale Semiconductor, Inc | Electronic device including gate lines, bit lines, or a combination thereof |
US7314798B2 (en) * | 2005-07-25 | 2008-01-01 | Freescale Semiconductor, Inc. | Method of fabricating a nonvolatile storage array with continuous control gate employing hot carrier injection programming |
US20070020840A1 (en) * | 2005-07-25 | 2007-01-25 | Freescale Semiconductor, Inc. | Programmable structure including nanocrystal storage elements in a trench |
US7394686B2 (en) * | 2005-07-25 | 2008-07-01 | Freescale Semiconductor, Inc. | Programmable structure including discontinuous storage elements and spacer control gates in a trench |
US7205608B2 (en) * | 2005-07-25 | 2007-04-17 | Freescale Semiconductor, Inc. | Electronic device including discontinuous storage elements |
US7112490B1 (en) | 2005-07-25 | 2006-09-26 | Freescale Semiconductor, Inc. | Hot carrier injection programmable structure including discontinuous storage elements and spacer control gates in a trench |
US7619270B2 (en) * | 2005-07-25 | 2009-11-17 | Freescale Semiconductor, Inc. | Electronic device including discontinuous storage elements |
US7582929B2 (en) * | 2005-07-25 | 2009-09-01 | Freescale Semiconductor, Inc | Electronic device including discontinuous storage elements |
US7211858B2 (en) * | 2005-07-25 | 2007-05-01 | Freescale Semiconductor, Inc. | Split gate storage device including a horizontal first gate and a vertical second gate in a trench |
US7256454B2 (en) * | 2005-07-25 | 2007-08-14 | Freescale Semiconductor, Inc | Electronic device including discontinuous storage elements and a process for forming the same |
US7250340B2 (en) * | 2005-07-25 | 2007-07-31 | Freescale Semiconductor, Inc. | Method of fabricating programmable structure including discontinuous storage elements and spacer control gates in a trench |
US7226840B2 (en) * | 2005-07-25 | 2007-06-05 | Freescale Semiconductor, Inc. | Process for forming an electronic device including discontinuous storage elements |
US7285819B2 (en) * | 2005-07-25 | 2007-10-23 | Freescale Semiconductor, Inc. | Nonvolatile storage array with continuous control gate employing hot carrier injection programming |
US7619275B2 (en) * | 2005-07-25 | 2009-11-17 | Freescale Semiconductor, Inc. | Process for forming an electronic device including discontinuous storage elements |
US7211487B2 (en) * | 2005-07-25 | 2007-05-01 | Freescale Semiconductor, Inc. | Process for forming an electronic device including discontinuous storage elements |
US7262997B2 (en) * | 2005-07-25 | 2007-08-28 | Freescale Semiconductor, Inc. | Process for operating an electronic device including a memory array and conductive lines |
US7447077B2 (en) * | 2005-08-05 | 2008-11-04 | Halo Lsi, Inc. | Referencing scheme for trap memory |
TWI265626B (en) * | 2005-08-19 | 2006-11-01 | Powerchip Semiconductor Corp | Non-volatile memory and manufacturing method and operating method thereof |
JP2007059847A (en) * | 2005-08-26 | 2007-03-08 | Oki Electric Ind Co Ltd | Semiconductor memory device, method of manufacturing semiconductor memory device and information rewriting method for semiconductor memory device |
US7936604B2 (en) * | 2005-08-30 | 2011-05-03 | Halo Lsi Inc. | High speed operation method for twin MONOS metal bit array |
US7352033B2 (en) * | 2005-08-30 | 2008-04-01 | Halo Lsi Inc. | Twin MONOS array for high speed application |
US7388252B2 (en) * | 2005-09-23 | 2008-06-17 | Macronix International Co., Ltd. | Two-bits per cell not-and-gate (NAND) nitride trap memory |
US7622349B2 (en) * | 2005-12-14 | 2009-11-24 | Freescale Semiconductor, Inc. | Floating gate non-volatile memory and method thereof |
US20070158734A1 (en) * | 2006-01-09 | 2007-07-12 | Freescale Semiconductor, Inc. | Electronic device with a multi-gated electrode structure and a process for forming the electronic device |
JP4915904B2 (en) * | 2006-02-16 | 2012-04-11 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
US7592224B2 (en) | 2006-03-30 | 2009-09-22 | Freescale Semiconductor, Inc | Method of fabricating a storage device including decontinuous storage elements within and between trenches |
US7569086B2 (en) * | 2006-04-24 | 2009-08-04 | Thermochem Recovery International, Inc. | Fluid bed reactor having vertically spaced apart clusters of heating conduits |
TWI333691B (en) * | 2006-05-23 | 2010-11-21 | Ememory Technology Inc | Nonvolatile memory with twin gate and method of operating the same |
US7646637B2 (en) * | 2006-07-10 | 2010-01-12 | Macronix International Co., Ltd. | Nonvolatile memory having modified channel region interface |
US7746694B2 (en) * | 2006-07-10 | 2010-06-29 | Macronix International Co., Ltd. | Nonvolatile memory array having modified channel region interface |
US7656704B2 (en) * | 2006-07-20 | 2010-02-02 | Winbond Electronics Corp. | Multi-level operation in nitride storage memory cell |
US7838922B2 (en) * | 2007-01-24 | 2010-11-23 | Freescale Semiconductor, Inc. | Electronic device including trenches and discontinuous storage elements |
US7572699B2 (en) * | 2007-01-24 | 2009-08-11 | Freescale Semiconductor, Inc | Process of forming an electronic device including fins and discontinuous storage elements |
US7651916B2 (en) * | 2007-01-24 | 2010-01-26 | Freescale Semiconductor, Inc | Electronic device including trenches and discontinuous storage elements and processes of forming and using the same |
US7416945B1 (en) * | 2007-02-19 | 2008-08-26 | Freescale Semiconductor, Inc. | Method for forming a split gate memory device |
JP2008205288A (en) * | 2007-02-21 | 2008-09-04 | Matsushita Electric Ind Co Ltd | Production process of nonvolatile semiconductor memory device |
US7688612B2 (en) * | 2007-04-13 | 2010-03-30 | Aplus Flash Technology, Inc. | Bit line structure for a multilevel, dual-sided nonvolatile memory cell array |
DE102007047478A1 (en) | 2007-09-27 | 2009-04-16 | Charité - Universitätsmedizin Berlin | Apparatus and method for uniformly distributing microparticles in a liquid |
US7879706B2 (en) * | 2007-10-31 | 2011-02-01 | Macronix International Co., Ltd. | Memory and manufacturing method thereof |
JP4906122B2 (en) * | 2008-07-07 | 2012-03-28 | ルネサスエレクトロニクス株式会社 | Semiconductor processing apparatus and IC card |
US8139418B2 (en) | 2009-04-27 | 2012-03-20 | Micron Technology, Inc. | Techniques for controlling a direct injection semiconductor memory device |
JP5259644B2 (en) * | 2010-04-12 | 2013-08-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device manufacturing method and semiconductor device |
JP2011014920A (en) * | 2010-08-30 | 2011-01-20 | Renesas Electronics Corp | Nonvolatile semiconductor storage device |
US20120262985A1 (en) * | 2011-04-12 | 2012-10-18 | Globalfoundries Singapore Pte. Ltd. | Mulit-bit cell |
JP2013077841A (en) * | 2013-01-16 | 2013-04-25 | Renesas Electronics Corp | Semiconductor device |
JP5563109B2 (en) * | 2013-01-28 | 2014-07-30 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP2014160846A (en) * | 2014-04-10 | 2014-09-04 | Renesas Electronics Corp | Semiconductor memory device |
US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
US9508817B2 (en) * | 2014-08-07 | 2016-11-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9660106B2 (en) * | 2014-08-18 | 2017-05-23 | United Microelectronics Corp. | Flash memory and method of manufacturing the same |
US9728410B2 (en) * | 2014-10-07 | 2017-08-08 | Nxp Usa, Inc. | Split-gate non-volatile memory (NVM) cell and method therefor |
US9679762B2 (en) * | 2015-03-17 | 2017-06-13 | Toshiba Corporation | Access conductivity enhanced high electron mobility transistor |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5555204A (en) * | 1993-06-29 | 1996-09-10 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US5408115A (en) * | 1994-04-04 | 1995-04-18 | Motorola Inc. | Self-aligned, split-gate EEPROM device |
US5703808A (en) * | 1996-02-21 | 1997-12-30 | Motorola, Inc. | Non-volatile memory cell and method of programming |
US5703388A (en) * | 1996-07-19 | 1997-12-30 | Mosel Vitelic Inc. | Double-poly monos flash EEPROM cell |
US5768192A (en) | 1996-07-23 | 1998-06-16 | Saifun Semiconductors, Ltd. | Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping |
US5831901A (en) * | 1996-11-08 | 1998-11-03 | Advanced Micro Devices, Inc. | Method of programming a memory cell to contain multiple values |
US5969383A (en) | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
US6768165B1 (en) | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6255166B1 (en) * | 1999-08-05 | 2001-07-03 | Aalo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
-
1999
- 1999-12-28 US US09/473,031 patent/US6255166B1/en not_active Expired - Lifetime
-
2000
- 2000-08-04 JP JP2000237527A patent/JP2001102466A/en active Pending
-
2001
- 2001-05-21 US US09/861,489 patent/US6399441B1/en not_active Expired - Lifetime
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6816414B1 (en) | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US20070105306A1 (en) * | 2005-11-04 | 2007-05-10 | Freescale Semiconductor, Inc. | Nanocrystal bitcell process integration for high density application |
US7491600B2 (en) | 2005-11-04 | 2009-02-17 | Freescale Semiconductor, Inc. | Nanocrystal bitcell process integration for high density application |
US7889549B2 (en) | 2007-10-19 | 2011-02-15 | Renesas Electronics Corporation | Nonvolatile semiconductor memory and data programming/erasing method |
Also Published As
Publication number | Publication date |
---|---|
US6255166B1 (en) | 2001-07-03 |
JP2001102466A (en) | 2001-04-13 |
US6399441B1 (en) | 2002-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6255166B1 (en) | Nonvolatile memory cell, method of programming the same and nonvolatile memory array | |
US6950340B2 (en) | Asymmetric band-gap engineered nonvolatile memory device | |
US6388293B1 (en) | Nonvolatile memory cell, operating method of the same and nonvolatile memory array | |
US6804149B2 (en) | Nonvolatile memory cell, operating method of the same and nonvolatile memory array | |
US6819590B2 (en) | Semiconductor memory | |
KR0172016B1 (en) | Non-volatile semiconductor memory having programming region for injecting & ejecting carrier into and from floating gate | |
US6504755B1 (en) | Semiconductor memory device | |
US20060104116A1 (en) | Method of operating a flash memory device | |
EP0198040B1 (en) | Nonvolatile memory cell | |
US20070297244A1 (en) | Top Dielectric Structures in Memory Devices and Methods for Expanding a Second Bit Operation Window | |
JP2007193862A (en) | Nonvolatile semiconductor memory device | |
US5500816A (en) | Non-volatile semiconductor memory device and manufacturing method thereof | |
US20130242662A1 (en) | Method for driving a nonvolatile semiconductor memory device | |
US7599229B2 (en) | Methods and structures for expanding a memory operation window and reducing a second bit effect | |
JP3375087B2 (en) | Semiconductor memory device and storage information reading method thereof | |
JPH11195718A (en) | Nonvolatile semiconductor memory and manufacture and drive method therefor | |
US7512013B2 (en) | Memory structures for expanding a second bit operation window | |
WO2008041536A1 (en) | Non-volatile semiconductor storage device and method for operating the same | |
WO2001017031A1 (en) | Easy shrinkable novel non-volatile semiconductor memory cell utilizing split dielectric floating gate and method for making same | |
US7319604B2 (en) | Electronic memory device having high density non-volatile memory cells and a reduced capacitive interference cell-to-cell | |
US20080121980A1 (en) | Bottom Dielectric Structures and High-K Memory Structures in Memory Devices and Methods for Expanding a Second Bit Operation Window | |
JP3522836B2 (en) | Semiconductor device | |
KR100488583B1 (en) | Dual bit split gate flash memory device and method for driving the same | |
JP3120923B2 (en) | Method of using nonvolatile semiconductor memory device | |
JPH0450754B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: HALO LSI, INC., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HALO LSI DESIGN & DEVICE TECHNOLOGY, INC.;REEL/FRAME:013045/0767 Effective date: 20020625 Owner name: NEW HALO, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HALO LSI DESIGN & DEVICE TECHNOLOGY, INC.;REEL/FRAME:013045/0767 Effective date: 20020625 |
|
AS | Assignment |
Owner name: NEW HALO, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HALO LSI, INC.;REEL/FRAME:013158/0077 Effective date: 20020725 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: HALO LSI, INC., OREGON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEW HALO, INC.;REEL/FRAME:018442/0522 Effective date: 20061026 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |