US20020051350A1 - Load adjustment board and data processing apparatus - Google Patents

Load adjustment board and data processing apparatus Download PDF

Info

Publication number
US20020051350A1
US20020051350A1 US09/824,015 US82401501A US2002051350A1 US 20020051350 A1 US20020051350 A1 US 20020051350A1 US 82401501 A US82401501 A US 82401501A US 2002051350 A1 US2002051350 A1 US 2002051350A1
Authority
US
United States
Prior art keywords
expansion slot
load adjustment
board
adjustment board
processing apparatus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/824,015
Other versions
US6426879B1 (en
Inventor
Masayuki Take
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI DENKI KABUSHIKI KAISHA reassignment MITSUBISHI DENKI KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TAKE, MASAYUKI
Publication of US20020051350A1 publication Critical patent/US20020051350A1/en
Application granted granted Critical
Publication of US6426879B1 publication Critical patent/US6426879B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0246—Termination of transmission lines
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00—Screening of apparatus or components against electric or magnetic fields
    • H05K9/0064—Earth or grounding circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
    • H05K1/0231—Capacitors or dielectric substances
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/044—Details of backplane or midplane for mounting orthogonal PCBs
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10022—Non-printed resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10196—Variable component, e.g. variable resistor

Abstract

The invention provides a circuit-mounted board which can improve the reliability in the operations of a system having expansion slots. The load adjustment board is a circuit-mounted board to be used by being inserted into the expansion slot of the system, and comprises a plurality of connection pins to obtain electric connection with another board, and devices each having variable electric property, such as a variable resistance or a variable capacitor, provided for each connection pin. One end of each device is connected to the respective connection pin, and the other end is fixed to the predetermined potential (ground, for example). The board is inserted into a vacant slot of the expansion slots of the system to suppress reflection noise etc.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a circuit-mounted board to be inserted into an expansion slot of a data processing apparatus such as a computer system, more particularly to a load adjustment board capable of adjusting a load value thereof. [0002]
  • 2. Related Art [0003]
  • FIG. 4 shows a conventional memory module to be inserted into a memory expansion slot of a computer system or the like. The [0004] memory module 20 has a plurality of memory ICs 25 mounted on a printed circuit having a multi-layered structure. A contact 21 and each pin 25 a of the memory IC 25 are electrically connected to each other via internal wiring of the printed circuit or external wiring 27.
  • FIG. 5 shows the motherboard of the computer system in which the [0005] memory modules 20 are inserted. On the motherboard 52 with a multi-layered structure, a memory controller 54 and a plurality of sockets 38 a for memory module are mounted. Each memory module 20 is inserted into a socket 38 a. The memory controller 54 and the sockets 38 a are connected via internal wiring or external wiring 52 a so as to carry electric signals between the memory controller 54 and the memory ICs 25.
  • In the computer system shown in FIG. 5, when there is a vacant slot X of the [0006] slots 38 a on the motherboard 52 to which no memory module 20 is connected, the extremely light-weight load on the signal line of the vacant slot X may cause the system to malfunction due to undesired high frequency reflection noise or the like. This sometimes becomes a problem in the reliability of the operations of the system.
    • SUMMARY OF THE INVENTION
  • The present invention has been contrived to solve the above-mentioned problem, and has an object of providing a board mounted with circuits and capable of improving the reliability in the operations of the system having expansion slots. [0007]
  • A load adjustment board according to the present invention is a board mounted with circuits and is to be inserted into an expansion slot of a data processing apparatus. The load adjustment board comprises a plurality of connection pins to obtain electric connection in the expansion slot, and devices each having variable electric properties. Each of the devices is provided for one of the plurality of connection pins. The one end of the device is connected to the one of the plurality of connection pins, and the other end of the device is connected to a node which supplies a predetermined potential. [0008]
  • Thus, the insertion of the load adjustment board according to the present invention into the expansion slot can eliminate undesired high frequency components on the signal line of the slot and reduce reflection noise, thereby improving the reliability in the operations of the data processing apparatus. [0009]
  • In the load adjustment board, the device may comprise a variable resistor, a variable capacitor, or a combination of these. By using such an electrical property variable device, the load on the signal line can be adjusted in accordance with the drivability of the memory controller or the load of the memory modules. [0010]
  • The predetermined potential may be a ground potential. Fixing to the ground potential can cut off undesired high frequency components on the signal line of the slot to reduce reflection noise. [0011]
  • The load adjustment board may further comprise means for adjusting a length of wiring between the device and the connection pin. Thus the load on the signal line can be finely adjusted. [0012]
  • A data processing apparatus according to the present invention comprises an expansion slot into which a board for expanding function of the device is inserted, and the load adjustment board which is inserted into the expansion slot. In the data processing apparatus, the expansion slot may be a memory expansion slot. [0013]
  • According to the data processing apparatus of the present invention, inserting the above-described load adjustment board into an expansion slot such as a memory expansion slot cuts off undesired high frequency components on the signal line of the slot, and reflection noise, thereby improving the reliability in the operations of the device.[0014]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • A better understanding of the invention will be obtained by reading the description of the preferred embodiment below, with reference to the following drawings, in which: [0015]
  • FIG. 1A shows the load adjustment board of the present invention; [0016]
  • FIGS. 1B to [0017] 1D show examples of the chip devices mounted on the load adjustment board of the present invention;
  • FIG. 2 shows the structure of the computer which utilizes the load adjustment board of the present invention; [0018]
  • FIG. 3 shows a state of the motherboard where the load adjustment board of the present invention is inserted; [0019]
  • FIG. 4 shows a conventional memory module; and [0020]
  • FIG. 5 shows a state of the motherboard where the memory module is inserted.[0021]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The embodiments of a load adjustment board of the present invention will be described as follows, with reference to the accompanying drawings. [0022]
  • FIG. 1A shows a load adjustment board of the present invention. The load adjustment board of the present invention is used by being inserted into a vacant slot of memory expansion slots of a data processing apparatus such as a computer, and reduces interruptions or reflection noise of undesired high frequency components developed on the signal line of the slot. [0023]
  • A [0024] load adjustment board 10 includes contacts 11 which are connection pins to obtain electric connection with the pins provided in the slot when the board 10 is inserted into the memory expansion slot. The contacts 11 are so arranged as to correspond to the pins set for the respective signal lines in the slots. The load adjustment board 10 contains electronic chip devices 13 having electric properties equivalent to resistance, capacitor, inductor or a circuit combining these in series or parallel. Each chip device 13 is provided for each contact 11 corresponding to the signal line. One end of each chip device 13 is connected to the corresponding contact 11 via wiring 10 a and the other end is connected or fixed to the ground potential. The ground potential is supplied from outside via the ground pin of the contact 11. Instead of the ground, the chip devices 13 can be connected to a node which supplies the predetermined potential (for example, the node which supplies a potential of the power supply voltage or a potential obtained by dividing the potential of the power supply voltage). Thus, each contact 11 of the load adjustment board 10 is terminated via the respective chip device 13. Some of the contacts 11 of the load adjustment board 10 can be terminated by being directly connected to a node which supplies a predetermined potential such as the ground without the intervention of the chip devices 13.
  • The [0025] chip devices 13 mounted on the load adjustment board 10 can be composed of an element whose electric physical characteristic is variable such as a variable resistor (refer to FIG. 1B), a variable capacitor (refer to FIG. 1C), or a parallel circuit of a variable resistor and a variable capacitor (refer to FIG. 1D). Using a device having variable electric properties as each chip device 13 makes it possible to adjust the load value of the load adjustment board 10 as desired.
  • In the [0026] load adjustment board 10 of the present embodiment, the length of the wiring 10 a between the chip devices 13 and the contacts 11 can be changeable. As shown in FIG. 1, this is realized by arranging relays 15 between the chip device 13 and the contact 11, and by selecting one of wiring patterns a and b having different lengths from each other so as to adjust the wiring length between the chip devices 13 and the contacts 11. The provision of the wiring patterns having different lengths makes the inductance and the like of the wiring patterns variable, thereby achieving fine adjustment of the value of the load of the load adjusting board 10.
  • FIG. 2 shows the structure of a computer in which the above described [0027] load adjusting board 10 is to be inserted. The computer 30 shown in FIG. 2 includes a CPU 32 which executes predetermined programs. The CPU 32 is connected, via a bus 34 for carrying data and control signals, to a ROM 36, a memory expansion slot unit 38, a hard disk 40, a display section 42, an input operation section 44, an expansion slot unit 46, and a network interface 48. The ROM 36 stores basic programs and data executed in the CPU 32. The display section 42 comprises a liquid crystal display (LCD) or a CRT display. The input operation section 44 comprises a keyboard or a mouse. The memory expansion slot unit 38 comprises a plurality of slots into which memory modules for increasing total memory capacity are inserted. The load adjustment board 10 is used in a vacant slot in the memory expansion slot unit 38. The expansion slot unit 46 comprises slots into which expansion boards to expand functions of the computer or connect with other apparatuses are inserted.
  • FIG. 3 shows a state of the [0028] load adjustment board 10 of the present embodiment mounted on the motherboard of the computer. On the motherboard 52 having a multi-layered structure, a memory controller 54 and sockets 38 each provided for a slot of the memory expansion slot unit 38 are mounted. In the memory expansion slot unit 38, necessary memory modules 20 are inserted into the sockets 38 a. The load adjustment board 10 is inserted in the socket 38 a of a vacant slot. The memory controller 54 and the sockets 38 a are electrically connected via the internal wiring or external wiring 52 a of the motherboard 52.
  • As described above, the insertion of the [0029] load adjustment board 10 of the present embodiment into a slot of the computer applies a load on the signal lines so as to cut off undesired high frequency components, thereby reducing reflection noise and the like. Since the chip devices 13 are each comprising an element whose electric physical characteristic is variable such as a variable resistance or a variable capacitor, the load on the signal lines can be adjusted in accordance with the drivability of the memory controller or the load of the memory modules 20. In addition, the changeable length of the wiring for the chip devices 13 realizes fine adjustment of the load on the signal line.
  • Although in this embodiment the description is made so that the load adjustment board is inserted into a slot for memory expansion, the board may be so structured as to be inserted into an expansion slot which is connected with external apparatus or to expand functions. [0030]
  • Although the present invention has been described in connection with specified embodiments thereof, many other modifications, corrections and applications are apparent to those skilled in the art. Therefore, the present invention is not limited by the disclosure provided herein but limited only to the scope of the appended claims. [0031]

Claims (12)

What is claimed is:
1. A load adjustment board which is a board mounted with circuits and is to be inserted into an expansion slot of a data processing apparatus, comprising:
a plurality of connection pins to obtain electric connection in said expansion slot; and
devices each having variable electric properties,
each of said devices being provided for one of said plurality of connection pins, and one end of the device being connected to said one of said plurality of connection pins, and the other end of the device being connected to a node which supplies a predetermined potential.
2. The load adjustment board according to claim 1, wherein said device comprises a variable resistor, a variable capacitor, or a combination of these.
3. The load adjustment board according to claim 1, wherein said predetermined potential is a ground potential.
4. The load adjustment board according to claim 1 further comprising means for adjusting a length of wiring between the device and the connection pin.
5. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 1, the load adjustment board being inserted into the expansion slot.
6. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 2, the load adjustment board being inserted into the expansion slot.
7. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 3, the load adjustment board being inserted into the expansion slot.
8. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 4, the load adjustment board being inserted into the expansion slot.
9. The data processing apparatus according to claim 5, wherein said expansion slot is a memory expansion slot.
10. The data processing apparatus according to claim 6, wherein said expansion slot is a memory expansion slot.
11. The data processing apparatus according to claim 7, wherein said expansion slot is a memory expansion slot.
12. The data processing apparatus according to claim 8, wherein said expansion slot is a memory expansion slot.
US09/824,015 2000-10-20 2001-04-03 Load adjustment board and data processing apparatus Expired - Fee Related US6426879B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000320885A JP2002132402A (en) 2000-10-20 2000-10-20 Load adjusting board and data processor
JP2000-320885 2000-10-20

Publications (2)

Publication Number Publication Date
US20020051350A1 true US20020051350A1 (en) 2002-05-02
US6426879B1 US6426879B1 (en) 2002-07-30

Family

ID=18799099

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/824,015 Expired - Fee Related US6426879B1 (en) 2000-10-20 2001-04-03 Load adjustment board and data processing apparatus

Country Status (2)

Country Link
US (1) US6426879B1 (en)
JP (1) JP2002132402A (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080082750A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Methods of communicating to, memory modules in a memory channel
US20080082732A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Systems and apparatus for main memory with non-volatile type memory modules, and related technologies
WO2008039886A2 (en) * 2006-09-28 2008-04-03 Virident Systems, Inc. Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20080082751A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Memory modules and programmable heterogeneous memory controllers for main memory
US20080082734A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Methods for main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20080082733A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Methods for main memory with non-volatile type memory modules, and related technologies
US20080082766A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Systems and apparatus with programmable memory control for heterogeneous main memory
US20080094808A1 (en) * 2006-10-23 2008-04-24 Ruban Kanapathippillai Methods and apparatus of dual inline memory modules for flash memory
US20080109593A1 (en) * 2006-11-04 2008-05-08 Virident Systems Inc. Writing to asymmetric memory
US20090210636A1 (en) * 2008-02-12 2009-08-20 Vijay Karamcheti Methods and systems for two-dimensional main memory
US20090254689A1 (en) * 2008-02-12 2009-10-08 Vijay Karamcheti Methods and apparatus for two-dimensional main memory
US8417873B1 (en) 2008-06-24 2013-04-09 Virident Systems, Inc. Random read and read/write block accessible memory
US9513695B2 (en) 2008-06-24 2016-12-06 Virident Systems, Inc. Methods of managing power in network computer systems
US9921896B2 (en) 2007-08-30 2018-03-20 Virident Systems, Llc Shutdowns and data recovery to avoid read errors weak pages in a non-volatile memory system
US9983797B2 (en) 2006-09-28 2018-05-29 Virident Systems, Llc Memory server with read writeable non-volatile memory
US9984012B2 (en) 2006-09-28 2018-05-29 Virident Systems, Llc Read writeable randomly accessible non-volatile memory modules

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7565461B2 (en) * 1997-12-17 2009-07-21 Src Computers, Inc. Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers
US7197575B2 (en) * 1997-12-17 2007-03-27 Src Computers, Inc. Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers
US7424552B2 (en) * 1997-12-17 2008-09-09 Src Computers, Inc. Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices
US20040236877A1 (en) * 1997-12-17 2004-11-25 Lee A. Burton Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)
JP2003085122A (en) 2001-09-13 2003-03-20 Nec Corp Computer system and switch connector
CN100391319C (en) * 2003-09-25 2008-05-28 华为技术有限公司 Single board able to realize live-wire insertion and its realizing method
JP4520788B2 (en) * 2004-07-29 2010-08-11 富士通株式会社 Multithreaded processor
CN100429965C (en) * 2005-09-15 2008-10-29 艾默生网络能源有限公司 Printing circuit board with plate edged long and short contacts and its processing method
KR100761832B1 (en) * 2006-01-09 2007-09-28 삼성전자주식회사 Memory system capable of changing the configuration of memory module
KR100834826B1 (en) * 2007-01-25 2008-06-03 삼성전자주식회사 Mounting structure in integrated circuit module and layout method of termination resistance therefor
TW201006331A (en) * 2008-07-23 2010-02-01 Asustek Comp Inc Electronic apparatus and motherboard thereof
JP2011108123A (en) * 2009-11-20 2011-06-02 Elpida Memory Inc Terminal substrate, memory system, and reflected wave suppression method

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5036481A (en) * 1989-04-18 1991-07-30 Dell Usa Corporation Personal computer system with dual purpose expansion slot
US5031073A (en) * 1990-05-02 1991-07-09 Hewlett-Packard Company Fault-isolating apparatus and method for connecting circuitry
US5319591A (en) * 1991-12-26 1994-06-07 Oki Electric Industry Co., Ltd. Memory module
JPH0658577A (en) 1992-08-07 1994-03-01 Hitachi Ltd Air conditioner
US5339219A (en) * 1993-04-05 1994-08-16 Alex Urich Modulated electronic breadboard
JP3237968B2 (en) * 1993-08-18 2001-12-10 富士通株式会社 Semiconductor element module
US5807762A (en) * 1996-03-12 1998-09-15 Micron Technology, Inc. Multi-chip module system and method of fabrication
US6266252B1 (en) * 1997-12-01 2001-07-24 Chris Karabatsos Apparatus and method for terminating a computer memory bus
US6122695A (en) * 1998-02-18 2000-09-19 Micron Technology, Inc. Device for terminating a processor bus
JP2000113920A (en) * 1998-10-01 2000-04-21 Mitsubishi Electric Corp Module
US6061263A (en) * 1998-12-29 2000-05-09 Intel Corporation Small outline rambus in-line memory module
US6172895B1 (en) * 1999-12-14 2001-01-09 High Connector Density, Inc. High capacity memory module with built-in-high-speed bus terminations

Cited By (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8074022B2 (en) 2006-09-28 2011-12-06 Virident Systems, Inc. Programmable heterogeneous memory controllers for main memory with different memory modules
US7761625B2 (en) 2006-09-28 2010-07-20 Virident Systems, Inc. Methods for main memory with non-volatile type memory modules, and related technologies
WO2008039886A2 (en) * 2006-09-28 2008-04-03 Virident Systems, Inc. Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20080082751A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Memory modules and programmable heterogeneous memory controllers for main memory
US20080082734A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Methods for main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20080082733A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Methods for main memory with non-volatile type memory modules, and related technologies
US20080082766A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Systems and apparatus with programmable memory control for heterogeneous main memory
US8051253B2 (en) 2006-09-28 2011-11-01 Virident Systems, Inc. Systems and apparatus with programmable memory control for heterogeneous main memory
US9984012B2 (en) 2006-09-28 2018-05-29 Virident Systems, Llc Read writeable randomly accessible non-volatile memory modules
US9983797B2 (en) 2006-09-28 2018-05-29 Virident Systems, Llc Memory server with read writeable non-volatile memory
US8380898B2 (en) 2006-09-28 2013-02-19 Virident Systems, Inc. Methods for main memory with non-volatile type memory modules
US8370547B2 (en) 2006-09-28 2013-02-05 Virident Systems, Inc. System and apparatus with a memory controller configured to control access to randomly accessible non-volatile memory
WO2008039886A3 (en) * 2006-09-28 2008-08-14 Virident Systems Inc Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20080082750A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Methods of communicating to, memory modules in a memory channel
US8370548B2 (en) 2006-09-28 2013-02-05 Virident Systems, Inc. Methods of assembly of a computer system with randomly accessible non-volatile memory
US8364867B2 (en) 2006-09-28 2013-01-29 Virident Systems, Inc. Systems and apparatus for main memory
US7761624B2 (en) 2006-09-28 2010-07-20 Virident Systems, Inc. Systems and apparatus for main memory with non-volatile type memory modules, and related technologies
US20080082732A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Systems and apparatus for main memory with non-volatile type memory modules, and related technologies
US7761626B2 (en) 2006-09-28 2010-07-20 Virident Systems, Inc. Methods for main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US7761623B2 (en) 2006-09-28 2010-07-20 Virident Systems, Inc. Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20080082731A1 (en) * 2006-09-28 2008-04-03 Vijay Karamcheti Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US20100274958A1 (en) * 2006-09-28 2010-10-28 Vijay Karamcheti Methods of assembly of a computer system with randomly accessible non-volatile memory
US20100274956A1 (en) * 2006-09-28 2010-10-28 Vijay Karamcheti Systems and apparatus for main memory
US20100274959A1 (en) * 2006-09-28 2010-10-28 Vijay Karamcheti Methods for main memory with non-volatile type memory modules
US20100274957A1 (en) * 2006-09-28 2010-10-28 Vijay Karamcheti System and apparatus with a memory controller configured to control access to randomly accessible non-volatile memory
US8189328B2 (en) 2006-10-23 2012-05-29 Virident Systems, Inc. Methods and apparatus of dual inline memory modules for flash memory
US9905303B2 (en) 2006-10-23 2018-02-27 Virident Systems, Llc Front/back control of integrated circuits for flash dual inline memory modules
US9318156B2 (en) * 2006-10-23 2016-04-19 Virident Systems, Inc. Multi-chip packaged flash memory/support application specific integrated circuit for flash dual inline memory modules
US8881389B2 (en) 2006-10-23 2014-11-11 Virident Systems, Inc. Methods of flash dual inline memory modules with flash memory
US20140071610A1 (en) * 2006-10-23 2014-03-13 Ruban Kanapathippillai Multi-chip packaged flash memory/support application specific integrated circuit for flash dual inline memory modules
US20080094808A1 (en) * 2006-10-23 2008-04-24 Ruban Kanapathippillai Methods and apparatus of dual inline memory modules for flash memory
US20110022788A1 (en) * 2006-11-04 2011-01-27 Virident Systems Inc. Integrating data from symmetric and asymmetric memory
US9262334B2 (en) 2006-11-04 2016-02-16 Virident Systems Inc. Seamless application access to hybrid main memory
US20080109593A1 (en) * 2006-11-04 2008-05-08 Virident Systems Inc. Writing to asymmetric memory
US8156302B2 (en) 2006-11-04 2012-04-10 Virident Systems Inc. Integrating data from symmetric and asymmetric memory
US8156288B2 (en) 2006-11-04 2012-04-10 Virident Systems Inc. Asymmetric memory migration in hybrid main memory
US20110173371A1 (en) * 2006-11-04 2011-07-14 Virident Systems Inc. Writing to asymmetric memory
US8205061B2 (en) 2006-11-04 2012-06-19 Virident Systems Inc. Seamless application access to hybrid main memory
US8266407B2 (en) 2006-11-04 2012-09-11 Virident Systems Inc. Writing to asymmetric memory
US8555024B2 (en) 2006-11-04 2013-10-08 Virident Systems Inc. Integrating data from symmetric and asymmetric memory
US20100325383A1 (en) * 2006-11-04 2010-12-23 Virident Systems Inc. Asymmetric memory migration in hybrid main memory
US20080177978A1 (en) * 2006-11-04 2008-07-24 Virident Systems Inc. Integrating data from symmetric and asymmetric memory
US20080109629A1 (en) * 2006-11-04 2008-05-08 Virident Systems, Inc. Asymmetric memory migration in hybrid main memory
US9836409B2 (en) 2006-11-04 2017-12-05 Virident Systems, Llc Seamless application access to hybrid main memory
US20110167205A1 (en) * 2006-11-04 2011-07-07 Virident Systems Inc. Seamless application access to hybrid main memory
US7818489B2 (en) 2006-11-04 2010-10-19 Virident Systems Inc. Integrating data from symmetric and asymmetric memory
US9672158B2 (en) 2006-11-04 2017-06-06 Virident Systems Inc. Asymmetric memory migration in hybrid main memory
US8639910B2 (en) 2006-11-04 2014-01-28 Virident Systems Inc. Handling writes to a memory including asymmetric and symmetric components
US7930513B2 (en) 2006-11-04 2011-04-19 Virident Systems Inc. Writing to asymmetric memory
US8555002B2 (en) 2006-11-04 2013-10-08 Virident Systems Inc. Asymmetric memory migration in hybrid main memory
US8782373B2 (en) 2006-11-04 2014-07-15 Virident Systems Inc. Seamless application access to hybrid main memory
US9262333B2 (en) 2006-11-04 2016-02-16 Virident Systems Inc. Asymmetric memory migration in hybrid main memory
US7774556B2 (en) 2006-11-04 2010-08-10 Virident Systems Inc. Asymmetric memory migration in hybrid main memory
US7913055B2 (en) 2006-11-04 2011-03-22 Virident Systems Inc. Seamless application access to hybrid main memory
US9223719B2 (en) 2006-11-04 2015-12-29 Virident Systems Inc. Integrating data from symmetric and asymmetric memory
US9921896B2 (en) 2007-08-30 2018-03-20 Virident Systems, Llc Shutdowns and data recovery to avoid read errors weak pages in a non-volatile memory system
US9251899B2 (en) 2008-02-12 2016-02-02 Virident Systems, Inc. Methods for upgrading main memory in computer systems to two-dimensional memory modules and master memory controllers
US8856464B2 (en) 2008-02-12 2014-10-07 Virident Systems, Inc. Systems for two-dimensional main memory including memory modules with read-writeable non-volatile memory devices
US8806116B2 (en) 2008-02-12 2014-08-12 Virident Systems, Inc. Memory modules for two-dimensional main memory
US20090254689A1 (en) * 2008-02-12 2009-10-08 Vijay Karamcheti Methods and apparatus for two-dimensional main memory
US20090210616A1 (en) * 2008-02-12 2009-08-20 Vijay Karamcheti Memory modules for two-dimensional main memory
US20090210636A1 (en) * 2008-02-12 2009-08-20 Vijay Karamcheti Methods and systems for two-dimensional main memory
US8745314B1 (en) 2008-06-24 2014-06-03 Virident Systems, Inc. Methods for a random read and read/write block accessible memory
US9513695B2 (en) 2008-06-24 2016-12-06 Virident Systems, Inc. Methods of managing power in network computer systems
US8417873B1 (en) 2008-06-24 2013-04-09 Virident Systems, Inc. Random read and read/write block accessible memory
US8521967B1 (en) 2008-06-24 2013-08-27 Virident Systems, Inc. Network computing systems having shared memory clouds with addresses of disk-read-only memories mapped into processor address spaces
US10156890B2 (en) 2008-06-24 2018-12-18 Virident Systems, Llc Network computer systems with power management

Also Published As

Publication number Publication date
JP2002132402A (en) 2002-05-10
US6426879B1 (en) 2002-07-30

Similar Documents

Publication Publication Date Title
US6426879B1 (en) Load adjustment board and data processing apparatus
US5460531A (en) Adaptor card with pass-through and non pass-through vias
US5278524A (en) Multi-layered printed circuit board with transmission line capabilities
KR100290445B1 (en) Memory module and socket for same
KR20010043335A (en) Apparatus and method for improving computer memory speed and capacity
WO2002037248A2 (en) A power distribution system with a dedicated power structure and a high performance voltage regulator
US5587887A (en) Printed circuit board having a configurable voltage supply
KR970073264A (en) CARD SYSTEM AND MAKING METHOD OF THE SAME
CN100490604C (en) Printing circuit board
US7768863B1 (en) Package-based voltage control
US6608756B2 (en) Bridging board
US6995985B2 (en) Power plane region of printed circuit board with power blocks having an arc-shaped boundary
US6271704B1 (en) Method and apparatus for balancing current in a system with two sets of termination devices
JP2002314215A (en) Printed board device
US20040117673A1 (en) Method and apparatus to provide platform load lines
KR100404791B1 (en) Combined resistor-capacitor elements for decoupling in electronic packages
JP2633036B2 (en) Control device
JP2000284873A (en) Memory circuit board
KR100945283B1 (en) Printed Circuit board
KR100505641B1 (en) Memory module and memory system having the same
US6633948B1 (en) Stackable dual mode (registered/unbuffered) memory interface cost reduction
US6081862A (en) Switching system for optimization of signal reflection
US11439015B2 (en) Surface mount device placement to control a signal path in a printed circuit board
US20230297533A1 (en) Signal bridging using an unpopulated processor interconnect
CN100342302C (en) Power supply method and apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKE, MASAYUKI;REEL/FRAME:011684/0432

Effective date: 20010307

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100730