US20020056847A1 - Semiconductor light-emitting element - Google Patents

Semiconductor light-emitting element Download PDF

Info

Publication number
US20020056847A1
US20020056847A1 US09/988,060 US98806001A US2002056847A1 US 20020056847 A1 US20020056847 A1 US 20020056847A1 US 98806001 A US98806001 A US 98806001A US 2002056847 A1 US2002056847 A1 US 2002056847A1
Authority
US
United States
Prior art keywords
layer
heat treatment
emitting element
light
semiconductor light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/988,060
Inventor
Toshiya Uemura
Takahide Oshio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyoda Gosei Co Ltd
Original Assignee
Toyoda Gosei Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyoda Gosei Co Ltd filed Critical Toyoda Gosei Co Ltd
Priority to US09/988,060 priority Critical patent/US20020056847A1/en
Assigned to TOYODA GOSEI CO., LTD. reassignment TOYODA GOSEI CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OSHIO, TAKAHIDE, UEMURA, TOSHIYA
Publication of US20020056847A1 publication Critical patent/US20020056847A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0095Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/44Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of group III and group V of the periodic system
    • H01L33/32Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls

Definitions

  • the present invention relates to a semiconductor light-emitting device and a method of manufacturing said same device, and more particularly to a method of fabricating a semiconductor light-emitting element containing a nitride of a Group III element (hereinafter referred to as a “Group-III nitride compound semiconductor light-emitting element”).
  • FIG. 1 is a schematic view illustrating an exemplary structure of a light-emitting diode 200 which is subjected to heat treatment according to the present invention.
  • a wire-bonding-type semiconductor light-emitting element 100 mounts onto an upper flat portion 203 of a lead 201 .
  • a negative electrode 140 connects to the lead 201 by means of a wire 204 .
  • a thick-film positive electrode 120 serving as an electrode pad for wire bonding connects to a lead 202 by means of a wire 205 .
  • a body that functions as a lens is formed from an insulating resin 206 such as epoxy resin through, for example, a potting process.
  • FIG. 2 is a schematic cross section of the semiconductor light-emitting element 100 .
  • Reference numeral 101 denotes a sapphire substrate; 102 denotes an aluminum nitride (AlN) buffer layer; 103 denotes an n-type gallium nitride (GaN) layer; 104 denotes an n-type (GaN) cladding layer; 105 denotes a light-emitting layer; 106 denotes a p-type aluminum gallium nitride AlGaN cladding layer; 107 denotes a p-type GaN contact layer; 110 denotes a thin-film positive electrode for dispersing current into the contact layer 107 within a wide region; 120 denotes a thick-film positive electrode serving as an electrode pad for wire bonding; 130 denotes a protective film layer; and 140 denotes a negative electrode.
  • the protective film layer 130 is formed from oxide film such as SiO x nitride film such as SiN x so that the protective film layer 130 has light-transmission capability and insulation capability.
  • the light-emitting element 100 is sealed by the insulating resin 206 such as epoxy resin from the upper side (the protective film layer 130 side) thereof such that the protective film layer 130 and the exposed surfaces of the electrodes 120 and 140 are covered by the insulating resin 206 . Then, the insulating resin 206 is hardened at a temperature of one hundred and several tens of degrees centigrade.
  • the insulating resin 206 such as epoxy resin from the upper side (the protective film layer 130 side) thereof such that the protective film layer 130 and the exposed surfaces of the electrodes 120 and 140 are covered by the insulating resin 206 .
  • the temperature gradient is generated, because the p-type GaN contact layer 107 contains both a high-density portion and a low-density portion (see FIG. 2).
  • the p-type GaN contact layer 107 contains a portion that is located directly under the thin-film positive electrode 110 which has a high current density.
  • another portion, such as a stepped portion S, which is not covered with the thin-film positive electrode 110 possesses a very low current density.
  • the invention overcoming these and other problems in the art relates to a device and a method of manufacturing a semiconductor light-emitting element possessing enhanced durability and reliability.
  • An object of the present invention is to provide a method of fabricating a reliable semiconductor light-emitting element in which the qualities of a protective film layer, a thin-film positive electrode, and other elements remain high even under severe conditions.
  • Another object of the present invention s to provide a method of fabricating a reliable semiconductor light-emitting element in which includes stacked layers of compound semiconductors, electrodes, and a transparent, insulative protection layer.
  • the stacked layers of compounds are sealed with an insulating resin.
  • the present invention provides a method of fabricating a semiconductor light-emitting element in which a semiconductor light-emitting element having an electrode and a protective film layer is sealed with an insulating resin. Next, the insulating resin is hardened at high temperature. Then, the semiconductor light-emitting element is heat-treated in an atmosphere of normal or higher humidity.
  • the heat treatment is preferably performed at a temperature of 60 ° C. or higher.
  • the atmosphere preferably has an absolute humidity of not less than 10 KPa, more preferably not less than 50 KPa.
  • the heat treatment is preferably performed at a pressure of 1 atm or higher.
  • the insulating resin absorbs moisture during the heat treatment performed after the hardening thereof, so that stresses remaining in the interior surface or on the exterior surface of the light-emitting element are relaxed greatly due to the absorption of moisture.
  • the heat treatment When the heat treatment is performed at a temperature of 60° C. or higher or in a processing atmosphere having a high absolute humidity of not less than 10 KPa, remarkable effects are attained through a high degree of moisture-absorbing action.
  • the heat treatment temperature is set lower than 60° C., completing the heat treatment requires a greatly increased period of time, or obtaining sufficient effect of the heat treatment becomes difficult.
  • the absolute humidity of the heat treatment atmosphere is preferably not less than 10 KPa. When the absolute humidity is lower than 10 KPa, completing the heat treatment requires an increased period of time or obtaining sufficient effect of the heat treatment becomes difficult.
  • the heat treatment is performed at a pressure not less than 1 atm, the moisture-absorbing action of the insulating resin is accelerated.
  • the heat treatment according to the present invention can be completed within a shorter period of time.
  • a portion of the Group III elements may be replaced with boron (B) and/or thallium (T 1 ), and nitrogen (N) may be replaced with phosphorus (P), arsenic (As), antimony (Sb), or bismuth (Bi).
  • silicon (Si), germanium (Ge), selenium (Se), technetium (Tc), carbon (C), or any other suitable element may be added as an n-type impurity.
  • zinc (Zn), magnesium (Mg), beryllium (Be), calcium (Ca), strontium (Sr), barium (Ba), or any other suitable element may be added as a p-type impurity.
  • a buffer layer is preferably formed of aluminum nitride (AlN) but may be formed of Al x Ga 1-x N (0 ⁇ x ⁇ 1), which is generally grown at low temperature.
  • the light-emitting element including the above-described Group-III nitride compound semiconductor layers may assume a home structure, a hetero structure, or a doublehetero structure. These structures can be formed through formation of, for example, a MIS junction, a PIN junction, or a pn junction.
  • the light-emitting layer may assume a single quantum well (SQW) structure or a multiple quantum well (MQW) structure including a well layer and a barrier layer having a band gap greater than that of the well layer.
  • SQL single quantum well
  • MQW multiple quantum well
  • FIG. 2 is a schematic sectional view showing an example structure of a compound semiconductor light-emitting element that constitutes a main portion of the light-emitting diode which is to be subjected to the heat treatment of the present invention
  • FIG. 3 is a table showing results of an experiment for investigating the temperature dependency of the heat treatment of the present invention.
  • FIG. 4 is a graph showing results of the experiment for investigating the temperature dependency of the heat treatment of the present invention.
  • FIG. 5 is a table showing results of an experiment for investigating the humidity dependency of the heat treatment of the present invention.
  • FIG. 6 is a graph showing results of the experiment for investigating the humidity dependency of the heat treatment of the present invention.
  • FIG. 2 shows a cross section of a wire-bonding-type semiconductor light-emitting element 100 that is subjected to the heat treatment of the present invention.
  • a buffer layer 102 of aluminum nitride (AlN) having a thickness of about 200 ⁇ is formed on a sapphire substrate 101 , and a high-carrier-density n + layer 103 of silicon (Si)-doped GaN having a thickness of about 4.0 ⁇ m is formed on the buffer layer 102 .
  • AlN aluminum nitride
  • a cladding layer 104 of silicon (Si)-doped n-type gallium nitride (GaN) having a thickness of about 0.5 82 m is formed on the high-carrier-density n + layer 103 .
  • a light-emitting layer 105 having a thickness of about 500 ⁇ is formed on the cladding layer 104 .
  • the light-emitting layer 105 is formed of GaN and Ga 0.8 In 0.2 N and has a multiple quantum well structure (MQW).
  • a cladding layer 106 of p-type Al 0.15 Ga 0.85 N having a thickness of about 600 ⁇ is formed on the light-emitting layer 105 .
  • a contact layer 107 of p-type GaN having a thickness of about 1500 ⁇ is formed on the cladding layer 106 .
  • a thin-film positive electrode 110 is formed on the contact layer 107 through vapor deposition of metal, and a negative electrode 140 is formed on the n + layer 103 .
  • the thin-film positive electrode 110 includes a thin-film positive electrode first layer 111 in contact with the contact layer 107 and a thin-film positive electrode second layer 112 in contact with the first layer 111 .
  • the thin-film positive electrode first layer 111 is formed of cobalt (Co) and has a thickness of about 15 521 .
  • the thin-film positive electrode second layer 112 is formed of gold (Au) and has a thickness of about 60 ⁇ .
  • a thick-film positive electrode 120 is formed on the thin-film positive electrode 110 .
  • the thick-film positive electrode 120 includes a thick-film positive electrode first layer 121 , a thick-film positive electrode second layer 122 , and a thick-film positive electrode third layer 123 , which are stacked respectively on the thin-film positive electrode 110 .
  • the thick-film positive electrode first layer 121 is formed of vanadium (V) and has a thickness of about 175 ⁇ .
  • the thick-film positive electrode second layer 122 is formed of gold (Au) and has a thickness of about 15000 ⁇ .
  • the thick-film positive electrode third layer 123 is formed of aluminum (Al) and has a thickness of about 100 ⁇ .
  • the negative electrode 140 is formed by a vanadium (V) layer 141 having a thickness of about 175 ⁇ , an aluminum (Al) layer 142 having a thickness of about 1000 ⁇ , a vanadium (V) layer 143 having a thickness of about 500 ⁇ , a nickel (Ni) layer 144 having a thickness of about 5000 ⁇ , and a gold (Au) layer 145 having a thickness of about 8000 ⁇ , which are stacked sequentially on a partially-exposed portion of the high-carrier density n + layer 103 . Further, a protective film layer 130 of SiO 2 is formed as an uppermost layer of the semiconductor light-emitting element 100 .
  • the thus-fabricated semiconductor light-emitting element 100 is mounted on an upper flat portion 203 of a lead 201 .
  • the negative electrode 140 is connected to the lead 201 by means of a wire 204 .
  • the thickfilm positive electrode 120 serving as an electrode pad for wire bonding is connected a lead 202 by means of a wire 205 .
  • a body that functions as a lens is formed from an insulating resin 206 such as epoxy resin through, for example, a potting step. Subsequently, the insulating resin 206 is hardened at a temperature of one hundred and several tens of degrees centigrade.
  • step 1 fabrication of the semiconductor light-emitting element 100
  • step 2 assembly of the light-emitting diode 200
  • step 3 heat treatment of the light-emitting diode 200 (in some cases, these steps may be referred to as “fabrication step 1,” “fabrication step 2,” and “fabrication step 3,” respectively).
  • Step 1 fabrication of the semiconductor light-emitting element 100 :
  • FIG. 2 is a schematic sectional view showing an example structure of the compound semiconductor light-emitting element 100 , which constitutes a main portion of the light-emitting diode 200 which is to be subjected to the heat treatment of the present invention.
  • the light-emitting element 100 was fabricated, for example, through metal organic vapor phase epitaxy (MOVPE) Gases used in the MOVPE method were ammonia (NH,), carrier gas (H 2 , N 2 ), trimethyl gallium (Ga(CH 3 ) 3 ) (hereinafter referred to as “TMG”), trimethyl aluminum (Al(CH 3 ) 3 ) (hereinafter referred to as “TMA”), trimethyl indium (In(CH 3 ) 3 ) (hereinafter referred to as “TMI”), silane (SiH 4 ), and cyclopentadieny magnesium (Mg (C 5 H 5 ) 2 ) (hereinafter referred to as “CP 2 Mg”).
  • NH ammonia
  • H 2 , N 2 trimethyl gallium
  • TMG trimethyl aluminum
  • Al(CH 3 ) 3 ) hereinafter referred to as “TMA”
  • TMI trimethyl indium
  • SiH 4 silane
  • a substrate 101 of a monocrystal which has been grown such that its “a” face serves as a main face was cleaned by use of organic material and heat treatment.
  • the thus-cleaned substrate 101 was placed on a susceptor provided in a reaction chamber of an MOVPE apparatus. Then, the substrate 101 was baked at 1150° C. under normal pressure in a state in which H 2 was continuously fed to the reaction chamber.
  • the temperature of the substrate 101 was lowered to 400° C., and N 2 , NH 3 , and TMA were supplied to the reaction chamber to form a buffer layer 102 of AlN to a thickness of about 200 ⁇ .
  • the temperature of the substrate 101 was elevated to 1150° C., and H 2 , NH 3 , TMG, and silane were supplied to the reaction chamber to form a high-carrier-density n + layer 103 of silicon (Si)-doped GaN to a thickness of about 4.0 ⁇ m, such that the N + layer 103 had an electron density of 2 ⁇ 10 18 /cm 3 .
  • a cladding layer 104 of silicon (Si)-doped GaN was supplied to the reaction chamber to form a cladding layer 104 of silicon (Si)-doped GaN to a thickness of about 0.5 ⁇ m, such that the cladding layer 104 possessed an electron density of 1 ⁇ 10 18 /cm 3 .
  • the crystal temperature was lower to 850° C., and N 2 or H 2 , NH 3 , TMG, and TMI were supplied to the reaction chamber to form a light-emitting layer 105 composed of GaN and Ga 0.8 In ⁇ 0.2 N having thickness of about 500 ⁇ .
  • N 2 or H 2 , NH 3 , TMG, TMA, and CP 2 Mg were supplied to the reaction chamber to form a cladding layer 106 of magnesium (Mg)-doped p-type Al 0.15 Ga 0.85 N to a thickness of about 500 ⁇ .
  • an etching mask was formed on the contact layer 107 . Portions of the etching mask in predetermined regions were removed. In addition to the uncovered portions of the contact layer 107 , the cladding layer 106 , the light-emitting layer 105 , and the cladding layer 104 were not covered with the mask. A portion of the N + layer 103 was etched by means of reactive ion etching making use of a gas containing chlorine. Thus, the surface of the N + layer 103 was exposed.
  • a negative electrode layer 140 to be joined to the N + layer 103 and a thin-film positive electrode 110 to be joined to the contact layer 107 were formed in the following steps:
  • a cobalt (Co) film having a thickness of about 15 ⁇ was uniformly deposited on the surface in order to form a thin-film positive electrode first layer 111 .
  • An Au film having a thickness of about 60 ⁇ was deposited onto the thin-film positive electrode first layer 111 to form a thin-film positive electrode second layer 112 .
  • a thick-film positive electrode 120 on the thin-film positive electrode 110 formed in the above-described step photoresist was applied uniformly, and a window was formed in the photoresist layer at a portion at which the thick-film positive electrode 120 was to be formed. Subsequently, a vanadium (V) layer 121 having a thickness of about 175 ⁇ , a gold (Au) layer 122 having a thickness of about 15000 ⁇ , and an aluminum (Al) layer 123 having a thickness of about 100 ⁇ were successively formed through vapor deposition on the thin-film positive electrode 110 .
  • the thick-film positive electrode 120 was formed by a lift-off method.
  • a protective film layer 130 of silicon dioxide (SiO 2 ) was uniformly formed on the uppermost layers exposed upwards.
  • windows were formed in the photoresist layer such that portions of the thick-film positive electrode 120 and the negative electrode 140 were exposed to the outside.
  • the light-emitting element 100 was fabricated.
  • Step 2 Assembly of the light-emitting diode 200 :
  • the semiconductor light-emitting element 100 fabricated in the above-described fabrication step mounts onto an upper flat portion 203 of a lead 201 .
  • the negative electrode 140 connects to the lead 201 by means of a wire 204 .
  • the thick-film positive electrode 120 serving as an electrode pad for wire bonding connects to a lead 202 by means of a wire 205 .
  • a body that functions as a lens is formed from an insulating resin 206 such as epoxy resin through a potting process.
  • the insulating resin 206 such as epoxy resin seals the light-emitting element 100 from the upper side (the protective film layer 130 side) thereof such that the protective film layer 130 and the exposed surfaces of the electrodes 120 and 140 are covered by the insulating resin 206 .
  • the light-emitting diode 200 is heated. In general, such heating is performed at 120° C. for 1 hour and then at 150° C. for 4 hours. However, in the present embodiment, the heating is performed at 120° C. for 1 hour and then at 200° C. for 4 hours in order to intentionally produce excess residual stresses due to thermal shrinkage of the insulating resin 206 .
  • the thus-fabricated light-emitting diode is made suitable for a high-load durability test, which will be described later.
  • Step 3 Heat treatment of the light-emitting diode 200 :
  • the light-emitting diode 200 fabricated in accordance with the above-described fabrication steps 1 and 2 is subjected to heat treatment (moistening treatment) in order to cause the insulting resin 206 to absorb moisture.
  • This heat treatment is performed through storage for 50 hours at 1 atm and 85° C. in an atmosphere having a relative humidity of 90%.
  • the light-emitting diode 200 was fabricated in accordance with the above-described fabrication steps 1, 2, and 3.
  • the light-emitting diode 200 whose insulating resin 206 is hardened at a higher temperature as compared with ordinary conditions which causes excess residual stresses—is subjected to a high-load durability test (a drive test performed at a high temperature, a high humidity, and a large current for an extended period of time), the protective film layer 130 , the thin-film positive electrode 110 , and other components remain unaffected. Therefore, the light-emitting diode 200 had stable light-emitting characteristics. This advantageous effect is obtained, because residual stresses that remain in the insulating resin 206 are relaxed sufficiently by the above-described heat treatment (storage for 50 hours at 1 atm and 85° C. in an atmosphere having a relative humidity of 90%) performed in the fabrication step 3.
  • FIG. 3 is a table showing the results of this experiment.
  • the symbol “o” in the table indicates that the light-emitting characteristics remained unchanged even after the high-load durability test (a drive test performed at a high temperature, a high humidity, and a large current for a long period of time), which was performed after the heat treatment step.
  • the heat treatment was performed at a relative humidity of 90%.
  • FIG. 4 shows a semilog graph in which the results of the experiment of FIG. 3 are plotted.
  • a curve serving as a boundary between a region including the samples whose light-emitting characteristics changed due to the high-load durability test and a region including the samples whose light-emitting characteristics remained unchanged due to the high-load durability test is a monotonously decreasing function indicating that the required heat treatment time decreases as the temperature increases.
  • the heat treatment time can be reduced through an increase in the heat treatment temperature from 60° C. toward 100° C. Referring to FIG. 4, for example, in group ⁇ circle over ( 2 ) ⁇ (60° C.), a period of about 500 hours (about 3 weeks) was needed for completion of the heat treatment. In contrast, in group ⁇ circle over ( 4 ) ⁇ (85° C.), a period of only 50 hours (about 2 days) was needed for completion of the heat treatment.
  • the heat treatment temperature be set equal to or greater than 60° C., because when the heat treatment temperature becomes lower than 60° C., the required heat treatment time abruptly becomes long, or obtaining sufficient effect of the heat treatment becomes more difficult.
  • the present experiment was performed on the light-emitting diode 200 which was fabricated in accordance with the above-described step 1 (fabrication of the semiconductor light-emitting element 100 ) and step 2 (assembly of the light-emitting diode 200 ).
  • step 1 fabrication of the semiconductor light-emitting element 100
  • step 2 assembly of the light-emitting diode 200
  • humidity relative humidity (%) and absolute humidity (KPa)
  • hr required heat treatment time
  • FIG. 5 is a table showing the results of this experiment. As in the experiment (a) described above, the symbol “o” in the table indicates that the light-emitting characteristics remained unchanged even after the high-load durability test. In this experiment, the heat treatment was performed at 85° C.
  • FIG. 6 is a graph in which the results of the experiment of FIG. 5 are plotted, wherein the relative humidity values in FIG. 5 are converted into values of absolute humidity (KPa).
  • the graph of FIG. 5 further shows the minimum heat treatment times for groups ⁇ circle over ( 3 ) ⁇ and ⁇ circle over ( 4 ) ⁇ , whose light-emitting characteristics remained unchanged even when the heat treatment time was shorter than 200 hours.
  • H absolute humidity (KPa) of the heat treatment atmosphere.
  • the absolute humidity of the heat treatment atmosphere be set equal to or greater than 10 KPa, because when the absolute humidity becomes lower than 10 KPa, the required heat treatment time abruptly becomes longer, or obtaining sufficient effect of the heat treatment becomes more difficult.
  • the absolute humidity of the heat treatment atmosphere be set equal to or greater than 50 KPa.
  • the heat treatment can be completed within a shorter timeframe.

Abstract

A device and a method for fabricating said device provides a semiconductor light-emitting element having an electrode and a protective film layer that is sealed with an insulating resin, which is hardened at high temperature. After completion of the hardening process, the semiconductor light-emitting element is heat treated in an atmosphere of normal or higher humidity. Preferably, the heat treatment is performed at a temperature of 60° C. or higher in an atmosphere having an absolute humidity of 10 KPa or higher. When the heat treatment is performed at or above 10 KPa, the heat treatment can be completed within a shorter timeframe in comparison to such a device heat treated at an absolute humidity of less than 10 kPa.

Description

  • This application is a divisional application of allowed U.S. Ser. No. 09/599,556, filed Jun. 23, 2000.[0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates to a semiconductor light-emitting device and a method of manufacturing said same device, and more particularly to a method of fabricating a semiconductor light-emitting element containing a nitride of a Group III element (hereinafter referred to as a “Group-III nitride compound semiconductor light-emitting element”). [0003]
  • 2. Description of the Related Art [0004]
  • FIG. 1 is a schematic view illustrating an exemplary structure of a light-emitting [0005] diode 200 which is subjected to heat treatment according to the present invention. As shown in FIG. 1, a wire-bonding-type semiconductor light-emitting element 100 mounts onto an upper flat portion 203 of a lead 201. A negative electrode 140 connects to the lead 201 by means of a wire 204. A thick-film positive electrode 120 serving as an electrode pad for wire bonding connects to a lead 202 by means of a wire 205. Subsequently, a body that functions as a lens is formed from an insulating resin 206 such as epoxy resin through, for example, a potting process.
  • FIG. 2 is a schematic cross section of the semiconductor light-emitting [0006] element 100. Reference numeral 101 denotes a sapphire substrate; 102 denotes an aluminum nitride (AlN) buffer layer; 103 denotes an n-type gallium nitride (GaN) layer; 104 denotes an n-type (GaN) cladding layer; 105 denotes a light-emitting layer; 106 denotes a p-type aluminum gallium nitride AlGaN cladding layer; 107 denotes a p-type GaN contact layer; 110 denotes a thin-film positive electrode for dispersing current into the contact layer 107 within a wide region; 120 denotes a thick-film positive electrode serving as an electrode pad for wire bonding; 130 denotes a protective film layer; and 140 denotes a negative electrode.
  • The [0007] protective film layer 130 is formed from oxide film such as SiOx nitride film such as SiNx so that the protective film layer 130 has light-transmission capability and insulation capability.
  • After the completion of the wire bonding process, the light-emitting [0008] element 100 is sealed by the insulating resin 206 such as epoxy resin from the upper side (the protective film layer 130 side) thereof such that the protective film layer 130 and the exposed surfaces of the electrodes 120 and 140 are covered by the insulating resin 206. Then, the insulating resin 206 is hardened at a temperature of one hundred and several tens of degrees centigrade.
  • When the light-[0009] emitting diode 200 is allowed to return to room temperature after the hardening of the insulating resin 206 such as epoxy resin, thermal shrinkage of the insulating resin 206 causes stresses to act on the light-emitting element 100. Once these stresses are formed, they remain within the insulating resin 206. When a high-load durability test (a drive test performed at a high temperature, a high humidity, and a large current for an extended period of time) is performed on the light-emitting element 100 that contains such stresses, additional stresses are generated due to a temperature gradient generated inside the light-emitting element 100. These additional stresses act, especially, on the protective film layer 130 as well as on the thin-film positive electrode 110 and the like via the protective film layer 130.
  • The temperature gradient is generated, because the p-type [0010] GaN contact layer 107 contains both a high-density portion and a low-density portion (see FIG. 2). The p-type GaN contact layer 107 contains a portion that is located directly under the thin-film positive electrode 110 which has a high current density. In addition, another portion, such as a stepped portion S, which is not covered with the thin-film positive electrode 110 possesses a very low current density.
  • The above-described stresses raise no problem under ordinary fabrication conditions or ordinary conditions of use. However, when the light-emitting [0011] diode 200 is subjected to severe conditions; for example, when the hardening temperature of the insulating resin 206 is set to 200° C. or higher with the resultant generation of excessively large residual stresses. Another example is when the light-emitting diode 200 is subjected to a high-load durability test requiring an extended period of time. During such severe conditions, the state of the surface of the protective film layer 130 in contact with the thin-film positive electrode 110 changes partially, resulting in a possibility of the light-emission characteristics being affected.
  • Accordingly, in order to secure reliably the light-emitting [0012] element 100 under such severe conditions, there have been demands to improve the quality of materials and to properly set (regulate) potting conditions, hardening conditions, and other conditions.
  • SUMMARY OF THE INVENTION
  • The invention overcoming these and other problems in the art relates to a device and a method of manufacturing a semiconductor light-emitting element possessing enhanced durability and reliability. [0013]
  • An object of the present invention is to provide a method of fabricating a reliable semiconductor light-emitting element in which the qualities of a protective film layer, a thin-film positive electrode, and other elements remain high even under severe conditions. [0014]
  • Another object of the present invention s to provide a method of fabricating a reliable semiconductor light-emitting element in which includes stacked layers of compound semiconductors, electrodes, and a transparent, insulative protection layer. The stacked layers of compounds are sealed with an insulating resin. [0015]
  • In order to achieve the above object, the present invention provides a method of fabricating a semiconductor light-emitting element in which a semiconductor light-emitting element having an electrode and a protective film layer is sealed with an insulating resin. Next, the insulating resin is hardened at high temperature. Then, the semiconductor light-emitting element is heat-treated in an atmosphere of normal or higher humidity. [0016]
  • The heat treatment is preferably performed at a temperature of [0017] 60° C. or higher.
  • The atmosphere preferably has an absolute humidity of not less than 10 KPa, more preferably not less than 50 KPa. [0018]
  • The heat treatment is preferably performed at a pressure of 1 atm or higher. [0019]
  • When the method of the present invention is employed, the insulating resin absorbs moisture during the heat treatment performed after the hardening thereof, so that stresses remaining in the interior surface or on the exterior surface of the light-emitting element are relaxed greatly due to the absorption of moisture. [0020]
  • By virtue of the relaxation of residual stresses, even when the semiconductor light-emitting element is subjected to a high load durability test, which simulates use under severe conditions, the [0021] insulating resin 206, the protective film layer 130, the thin-film positive electrode 110, and other components remain unaffected, so that stable light-emission characteristics can be obtained.
  • Further, the above effect greatly eases the restrictions on the material quality and the potting conditions. As a result, the productivity, as compared with conventional methods, is greatly improved. [0022]
  • When the heat treatment is performed at a temperature of 60° C. or higher or in a processing atmosphere having a high absolute humidity of not less than 10 KPa, remarkable effects are attained through a high degree of moisture-absorbing action. When the heat treatment temperature is set lower than 60° C., completing the heat treatment requires a greatly increased period of time, or obtaining sufficient effect of the heat treatment becomes difficult. Further, the absolute humidity of the heat treatment atmosphere is preferably not less than 10 KPa. When the absolute humidity is lower than 10 KPa, completing the heat treatment requires an increased period of time or obtaining sufficient effect of the heat treatment becomes difficult. [0023]
  • When the heat treatment is performed at a pressure not less than 1 atm, the moisture-absorbing action of the insulating resin is accelerated. Thus, the heat treatment according to the present invention can be completed within a shorter period of time. [0024]
  • The above-described action and effects are generally obtained in the case of a Group-III nitride compound semiconductor element which has at least stacked layers of a binary, ternary, or quaternary semiconductor represented by Al[0025] xGayIn1-x-y N (0≦x≦1, 0≦y≦1, 0≦x+y≦1) and which has an electrode or protective film layer. However, when these semiconductor layers constitute a light-emitting element, preferably a binary or ternary semiconductor is used.
  • A portion of the Group III elements may be replaced with boron (B) and/or thallium (T[0026] 1), and nitrogen (N) may be replaced with phosphorus (P), arsenic (As), antimony (Sb), or bismuth (Bi).
  • When an n-type Group-III nitride compound semiconductor layer is formed by use of the above-mentioned semiconductor, silicon (Si), germanium (Ge), selenium (Se), technetium (Tc), carbon (C), or any other suitable element may be added as an n-type impurity. Further, zinc (Zn), magnesium (Mg), beryllium (Be), calcium (Ca), strontium (Sr), barium (Ba), or any other suitable element may be added as a p-type impurity. [0027]
  • A substrate on which these semiconductor layers are formed through crystal growth is preferably formed of sapphire but may alternatively be formed of a monocrystal of spinel, silicon (Si), silicon carbide (SiC), zinc oxide (ZnO), magnesium oxide (MgO), or a Group-III nitride compound, or any other suitable material. [0028]
  • A buffer layer is preferably formed of aluminum nitride (AlN) but may be formed of Al[0029] xGa1-xN (0≦x≦1), which is generally grown at low temperature.
  • Examples of effective methods for growing these semiconductor layers include molecular beam epitaxy (MBE), metal organic chemical vapor deposition (MOCVD), halide vapor epitaxy (HDVPE), and liquid phase epitaxy. [0030]
  • In order to increase the light-emitting efficiency of the light-emitting element, a light-reflecting layer may be formed on the reverse surface of the substrate. The light reflection layer may be formed of a single metal selected from aluminum (Al), indium (In), copper (Cu), silver (Ag), platinum (Pt), iridium (Ir), palladium (Pd), rhodium (Rh), tungsten (W), molybdenum (Mo), titanium (Ti), and nickel (Ni) or an alloy containing one or more of these metals. [0031]
  • The light-emitting element including the above-described Group-III nitride compound semiconductor layers may assume a home structure, a hetero structure, or a doublehetero structure. These structures can be formed through formation of, for example, a MIS junction, a PIN junction, or a pn junction. [0032]
  • Particularly, the light-emitting layer may assume a single quantum well (SQW) structure or a multiple quantum well (MQW) structure including a well layer and a barrier layer having a band gap greater than that of the well layer. [0033]
  • The effects and benefits of the present invention can be attained through the use of any of the various semiconductor elements possessing any of the above-described structures or configurations. Particularly, the present invention is intended for application to a Group-III nitride compound semiconductor light-emitting element to achieve the above-described action and effects.[0034]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a sectional view showing an example structure of a light-emitting diode which is to be subjected to the heat treatment of the present invention; [0035]
  • FIG. 2 is a schematic sectional view showing an example structure of a compound semiconductor light-emitting element that constitutes a main portion of the light-emitting diode which is to be subjected to the heat treatment of the present invention; [0036]
  • FIG. 3 is a table showing results of an experiment for investigating the temperature dependency of the heat treatment of the present invention; [0037]
  • FIG. 4 is a graph showing results of the experiment for investigating the temperature dependency of the heat treatment of the present invention; [0038]
  • FIG. 5 is a table showing results of an experiment for investigating the humidity dependency of the heat treatment of the present invention; and [0039]
  • FIG. 6 is a graph showing results of the experiment for investigating the humidity dependency of the heat treatment of the present invention.[0040]
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • An embodiment of the present invention and experiments performed for the embodiment will be described. [0041]
  • FIG. 2 shows a cross section of a wire-bonding-type semiconductor light-emitting [0042] element 100 that is subjected to the heat treatment of the present invention. A buffer layer 102 of aluminum nitride (AlN) having a thickness of about 200 Å is formed on a sapphire substrate 101, and a high-carrier-density n+ layer 103 of silicon (Si)-doped GaN having a thickness of about 4.0 μm is formed on the buffer layer 102. Further, a cladding layer 104 of silicon (Si)-doped n-type gallium nitride (GaN) having a thickness of about 0.5 82 m is formed on the high-carrier-density n+ layer 103.
  • A light-emitting [0043] layer 105 having a thickness of about 500 Å is formed on the cladding layer 104. The light-emitting layer 105 is formed of GaN and Ga0.8In0.2N and has a multiple quantum well structure (MQW). A cladding layer 106 of p-type Al0.15Ga0.85N having a thickness of about 600 Å is formed on the light-emitting layer 105. Further, a contact layer 107 of p-type GaN having a thickness of about 1500 Å is formed on the cladding layer 106.
  • A thin-film [0044] positive electrode 110 is formed on the contact layer 107 through vapor deposition of metal, and a negative electrode 140 is formed on the n+ layer 103. The thin-film positive electrode 110 includes a thin-film positive electrode first layer 111 in contact with the contact layer 107 and a thin-film positive electrode second layer 112 in contact with the first layer 111. The thin-film positive electrode first layer 111 is formed of cobalt (Co) and has a thickness of about 15 521 . The thin-film positive electrode second layer 112 is formed of gold (Au) and has a thickness of about 60 Å.
  • A thick-film [0045] positive electrode 120 is formed on the thin-film positive electrode 110. The thick-film positive electrode 120 includes a thick-film positive electrode first layer 121, a thick-film positive electrode second layer 122, and a thick-film positive electrode third layer 123, which are stacked respectively on the thin-film positive electrode 110. The thick-film positive electrode first layer 121 is formed of vanadium (V) and has a thickness of about 175 Å. The thick-film positive electrode second layer 122 is formed of gold (Au) and has a thickness of about 15000 Å. The thick-film positive electrode third layer 123 is formed of aluminum (Al) and has a thickness of about 100 Å.
  • The [0046] negative electrode 140 is formed by a vanadium (V) layer 141 having a thickness of about 175 Å, an aluminum (Al) layer 142 having a thickness of about 1000 Å, a vanadium (V) layer 143 having a thickness of about 500 Å, a nickel (Ni) layer 144 having a thickness of about 5000 Å, and a gold (Au) layer 145 having a thickness of about 8000 Å, which are stacked sequentially on a partially-exposed portion of the high-carrier density n+ layer 103. Further, a protective film layer 130 of SiO2 is formed as an uppermost layer of the semiconductor light-emitting element 100.
  • As shown in FIG. 1, the thus-fabricated semiconductor light-emitting [0047] element 100 is mounted on an upper flat portion 203 of a lead 201. The negative electrode 140 is connected to the lead 201 by means of a wire 204. The thickfilm positive electrode 120 serving as an electrode pad for wire bonding is connected a lead 202 by means of a wire 205. Then, a body that functions as a lens is formed from an insulating resin 206 such as epoxy resin through, for example, a potting step. Subsequently, the insulating resin 206 is hardened at a temperature of one hundred and several tens of degrees centigrade.
  • Next, the invention will be more fully described by way of an example of the method of fabricating the above-described [0048] diode 200. The sequence of the method includes: step 1: fabrication of the semiconductor light-emitting element 100, step 2: assembly of the light-emitting diode 200, and step 3: heat treatment of the light-emitting diode 200 (in some cases, these steps may be referred to as “fabrication step 1,” “fabrication step 2,” and “fabrication step 3,” respectively).
  • Step 1: fabrication of the semiconductor light-emitting element [0049] 100:
  • FIG. 2 is a schematic sectional view showing an example structure of the compound semiconductor light-emitting [0050] element 100, which constitutes a main portion of the light-emitting diode 200 which is to be subjected to the heat treatment of the present invention.
  • The light-emitting [0051] element 100 was fabricated, for example, through metal organic vapor phase epitaxy (MOVPE) Gases used in the MOVPE method were ammonia (NH,), carrier gas (H2, N2), trimethyl gallium (Ga(CH3)3) (hereinafter referred to as “TMG”), trimethyl aluminum (Al(CH3)3) (hereinafter referred to as “TMA”), trimethyl indium (In(CH3)3) (hereinafter referred to as “TMI”), silane (SiH4), and cyclopentadieny magnesium (Mg (C5H5)2) (hereinafter referred to as “CP2Mg”).
  • First, a [0052] substrate 101 of a monocrystal which has been grown such that its “a” face serves as a main face was cleaned by use of organic material and heat treatment. The thus-cleaned substrate 101 was placed on a susceptor provided in a reaction chamber of an MOVPE apparatus. Then, the substrate 101 was baked at 1150° C. under normal pressure in a state in which H2 was continuously fed to the reaction chamber.
  • Thereafter, the temperature of the [0053] substrate 101 was lowered to 400° C., and N2, NH3, and TMA were supplied to the reaction chamber to form a buffer layer 102 of AlN to a thickness of about 200 Å.
  • Subsequently, the temperature of the [0054] substrate 101 was elevated to 1150° C., and H2, NH3, TMG, and silane were supplied to the reaction chamber to form a high-carrier-density n+ layer 103 of silicon (Si)-doped GaN to a thickness of about 4.0 μm, such that the N+ layer 103 had an electron density of 2×1018/cm3.
  • Next, while the temperature of the [0055] substrate 101 was maintained at 1100° C., N2 or H2, NH3, TMG, and silane were supplied to the reaction chamber to form a cladding layer 104 of silicon (Si)-doped GaN to a thickness of about 0.5 μm, such that the cladding layer 104 possessed an electron density of 1×1018/cm3.
  • After formation of the [0056] cladding layer 104, the crystal temperature was lower to 850° C., and N2 or H2, NH3, TMG, and TMI were supplied to the reaction chamber to form a light-emitting layer 105 composed of GaN and Ga0.8In−0.2N having thickness of about 500 Å.
  • Subsequently, after the temperature of the [0057] substrate 101 was elevated to 1000° C., N2 or H2, NH3, TMG, TMA, and CP2Mg were supplied to the reaction chamber to form a cladding layer 106 of magnesium (Mg)-doped p-type Al0.15Ga0.85N to a thickness of about 500 Å.
  • Next, while the temperature of the [0058] substrate 101 was maintained 10 1000° C., N2 or H2, NH3, TMG, and CP2Mg were supplied to the reaction chamber to form a contact layer 107 of Mg-doped p-type GaN to a thickness of about 1000 Å.
  • Then, an etching mask was formed on the [0059] contact layer 107. Portions of the etching mask in predetermined regions were removed. In addition to the uncovered portions of the contact layer 107, the cladding layer 106, the light-emitting layer 105, and the cladding layer 104 were not covered with the mask. A portion of the N+ layer 103 was etched by means of reactive ion etching making use of a gas containing chlorine. Thus, the surface of the N+ layer 103 was exposed.
  • Afterwards, a [0060] negative electrode layer 140 to be joined to the N+ layer 103 and a thin-film positive electrode 110 to be joined to the contact layer 107 were formed in the following steps:
  • [1] After the interior of a vapor deposition apparatus was evacuated to a high vacuum on the order of 10[0061] −6 Torr or lower, a cobalt (Co) film having a thickness of about 15 Å was uniformly deposited on the surface in order to form a thin-film positive electrode first layer 111. An Au film having a thickness of about 60 Å was deposited onto the thin-film positive electrode first layer 111 to form a thin-film positive electrode second layer 112.
  • [2] Subsequently, photoresist was uniformly applied onto the surface and then removed through photolithography from the surface except in a portion of the surface at which the thin-film [0062] positive electrode 110 was to be formed on the contact layer 107.
  • [3] Next, the exposed portions of the Co and Au films were removed through etching, and the photoresist was removed. Thus, the thin-film [0063] positive electrode 110 was formed on the contact layer 107.
  • [4] Then, photoresist was applied, and a window was formed in a predetermined region on the exposed surface of the n[0064] + layer 103 through photolithography. After the interior of the vapor deposition apparatus was evacuated to a high vacuum on the order of 10−6 Torr or lower, a vanadium (V) layer 141 having a thickness of about 175 Å, an aluminum (Al) layer 142 having a thickness of about 1000 Å, a vanadium (V) layer 143 having a thickness of about 500 Å, a nickel (Ni) layer 144 having a thickness of about 5000 Å, and a gold (Au) layer 145 having a thickness of about 8000 Å were deposed successively. Subsequently, the photoresist was removed. Thus, the negative electrode 140 was formed on the exposed surface of the n+ layer 103.
  • [5] After the formation of the [0065] negative electrode 140, heat treatment was performed in order to reduce the contact resistance between the contact layer 107 and the thin-film positive electrode 110. Specifically, the atmosphere including the sample was rendered a vacuum by use of a vacuum pump, and O2 gas was supplied so as to increase the pressure to 10 Pa. In this state, the temperature was increased to about 570° C., and heating was performed for about 4 minutes.
  • In order to form a thick-film [0066] positive electrode 120 on the thin-film positive electrode 110 formed in the above-described step, photoresist was applied uniformly, and a window was formed in the photoresist layer at a portion at which the thick-film positive electrode 120 was to be formed. Subsequently, a vanadium (V) layer 121 having a thickness of about 175 Å, a gold (Au) layer 122 having a thickness of about 15000 Å, and an aluminum (Al) layer 123 having a thickness of about 100 Å were successively formed through vapor deposition on the thin-film positive electrode 110. Thus, as in the step described in [4] above, the thick-film positive electrode 120 was formed by a lift-off method.
  • Afterwards, through electron beam vapor deposition, a [0067] protective film layer 130 of silicon dioxide (SiO2) was uniformly formed on the uppermost layers exposed upwards. After the application of photoresist and the performance of a photolithography process, windows were formed in the photoresist layer such that portions of the thick-film positive electrode 120 and the negative electrode 140 were exposed to the outside.
  • Thus, the light-emitting [0068] element 100 was fabricated.
  • Step 2: Assembly of the light-emitting diode [0069] 200:
  • As shown in FIG. 1, the semiconductor light-emitting [0070] element 100 fabricated in the above-described fabrication step mounts onto an upper flat portion 203 of a lead 201. The negative electrode 140 connects to the lead 201 by means of a wire 204. The thick-film positive electrode 120 serving as an electrode pad for wire bonding connects to a lead 202 by means of a wire 205. Subsequently, a body that functions as a lens is formed from an insulating resin 206 such as epoxy resin through a potting process.
  • In the potting process, the insulating [0071] resin 206 such as epoxy resin seals the light-emitting element 100 from the upper side (the protective film layer 130 side) thereof such that the protective film layer 130 and the exposed surfaces of the electrodes 120 and 140 are covered by the insulating resin 206. Subsequently, to harden the insulating resin 206, the light-emitting diode 200 is heated. In general, such heating is performed at 120° C. for 1 hour and then at 150° C. for 4 hours. However, in the present embodiment, the heating is performed at 120° C. for 1 hour and then at 200° C. for 4 hours in order to intentionally produce excess residual stresses due to thermal shrinkage of the insulating resin 206. The thus-fabricated light-emitting diode is made suitable for a high-load durability test, which will be described later.
  • Step 3: Heat treatment of the light-emitting diode [0072] 200:
  • The light-emitting [0073] diode 200 fabricated in accordance with the above-described fabrication steps 1 and 2 is subjected to heat treatment (moistening treatment) in order to cause the insulting resin 206 to absorb moisture. This heat treatment is performed through storage for 50 hours at 1 atm and 85° C. in an atmosphere having a relative humidity of 90%.
  • The conditions of the heat treatment will be described later. [0074]
  • In this manner, the light-emitting [0075] diode 200 was fabricated in accordance with the above-described fabrication steps 1, 2, and 3.
  • Thus, when the light-emitting [0076] diode 200—whose insulating resin 206 is hardened at a higher temperature as compared with ordinary conditions which causes excess residual stresses—is subjected to a high-load durability test (a drive test performed at a high temperature, a high humidity, and a large current for an extended period of time), the protective film layer 130, the thin-film positive electrode 110, and other components remain unaffected. Therefore, the light-emitting diode 200 had stable light-emitting characteristics. This advantageous effect is obtained, because residual stresses that remain in the insulating resin 206 are relaxed sufficiently by the above-described heat treatment (storage for 50 hours at 1 atm and 85° C. in an atmosphere having a relative humidity of 90%) performed in the fabrication step 3.
  • The conditions of heat treatment of the light-emitting [0077] diode 200 will now be described:
  • In order to determine the conditions of heat treatment performed in the [0078] fabrication step 3, the following two experiments (a) and (b) were performed.
  • (a) Experiment on Temperature Dependency [0079]
  • The present experiment was performed on the light-emitting [0080] diode 200 which was fabricated in accordance with the above-described step 1 (fabrication of the semiconductor light-emitting element 100) and step 2 (assembly of the light-emitting diode 200). In order to investigate the relationship between atmospheric temperature (° C.) and required heat treatment time (hr) during the heat treatment step performed after the above steps 1 and 2, an experiment was implemented.
  • FIG. 3 is a table showing the results of this experiment. The symbol “o” in the table indicates that the light-emitting characteristics remained unchanged even after the high-load durability test (a drive test performed at a high temperature, a high humidity, and a large current for a long period of time), which was performed after the heat treatment step. In this experiment, the heat treatment was performed at a relative humidity of 90%. [0081]
  • FIG. 4 shows a semilog graph in which the results of the experiment of FIG. 3 are plotted. A curve serving as a boundary between a region including the samples whose light-emitting characteristics changed due to the high-load durability test and a region including the samples whose light-emitting characteristics remained unchanged due to the high-load durability test is a monotonously decreasing function indicating that the required heat treatment time decreases as the temperature increases. The following conclusions can be derived from the results of the experiment: [0082]
  • 1) The heat treatment time can be reduced through an increase in the heat treatment temperature from 60° C. toward 100° C. Referring to FIG. 4, for example, in group {circle over ([0083] 2)} (60° C.), a period of about 500 hours (about 3 weeks) was needed for completion of the heat treatment. In contrast, in group {circle over (4)} (85° C.), a period of only 50 hours (about 2 days) was needed for completion of the heat treatment.
  • 2) It is preferred that the heat treatment temperature be set equal to or greater than 60° C., because when the heat treatment temperature becomes lower than 60° C., the required heat treatment time abruptly becomes long, or obtaining sufficient effect of the heat treatment becomes more difficult. [0084]
  • (b) Experiment on Humidity Dependency [0085]
  • The present experiment was performed on the light-emitting [0086] diode 200 which was fabricated in accordance with the above-described step 1 (fabrication of the semiconductor light-emitting element 100) and step 2 (assembly of the light-emitting diode 200). In order to investigate the relationship between humidity (relative humidity (%) and absolute humidity (KPa)) and the required heat treatment time (hr) during the heat treatment step performed after the above steps 1 and 2, another experiment was performed.
  • FIG. 5 is a table showing the results of this experiment. As in the experiment (a) described above, the symbol “o” in the table indicates that the light-emitting characteristics remained unchanged even after the high-load durability test. In this experiment, the heat treatment was performed at 85° C. [0087]
  • FIG. 6 is a graph in which the results of the experiment of FIG. 5 are plotted, wherein the relative humidity values in FIG. 5 are converted into values of absolute humidity (KPa). The graph of FIG. 5 further shows the minimum heat treatment times for groups {circle over ([0088] 3)} and {circle over (4)}, whose light-emitting characteristics remained unchanged even when the heat treatment time was shorter than 200 hours.
  • As is apparent from this graph, a curve serving as a boundary between a region including the samples whose light-emitting characteristics changed due to the high-load durability test and a region including the samples whose light-emitting characteristics did not change due to the high-load durability test is a monotonously decreasing function. The following conclusions can be derived from the results of the experiment: [0089]
  • 1) The heat treatment time T (hr) required to obtain stable light-emitting characteristics in the above-described high-load durability test can be represented by the following equation (1):[0090]
  • T≧−1.7 H+124  (1)
  • where H represents absolute humidity (KPa) of the heat treatment atmosphere. [0091]
  • 2) It is preferred that the absolute humidity of the heat treatment atmosphere be set equal to or greater than 10 KPa, because when the absolute humidity becomes lower than 10 KPa, the required heat treatment time abruptly becomes longer, or obtaining sufficient effect of the heat treatment becomes more difficult. [0092]
  • 3) It is more preferred that the absolute humidity of the heat treatment atmosphere be set equal to or greater than 50 KPa. When the heat treatment is performed at or above 50 KPa, the heat treatment can be completed within a shorter timeframe. [0093]
  • In experiments (a) and (b), the heat treatment was performed at 1 atm. However, when the pressure during the heat treatment is made higher than 1 atm, a desired humidity is obtained at a higher temperature, and the heat treatment according to the present invention can be completed within a shorter time as compared with the cases of the above-described experiments (a) and (b). [0094]
  • While the invention has been described in terms of a certain preferred embodiment, other embodiments apparent to those of ordinary skill in the are also within the scope of this invention. Accordingly, the scope of the invention is intended to be defined only by the claims that follow. [0095]

Claims (12)

What is claimed is:
1. A semiconductor light-emitting element comprising:
a chip having at least an electrode and a protective film layer;
an insulating resin for sealing said chip;
wherein said insulating resin is hardened at high temperature and heat-treated in an atmosphere having humidity.
2. A semiconductor light-emitting element according to claim 1, wherein the heat treatment is performed at a temperature of 60° C. or higher.
3. A semiconductor light-emitting element according to claim 1, wherein the atmosphere has an absolute humidity of not less than 10 KPa.
4. A semiconductor light-emitting element according to claim 2, wherein the atmosphere has an absolute humidity of not less than 10 KPa.
5. A semiconductor light-emitting element according to claim 1, wherein the atmosphere has an absolute humidity of not less than 50 KPa.
6. A semiconductor light-emitting element according to claim 2, where the atmosphere has an absolute humidity of not less than 50 KPa.
7. A semiconductor light-emitting element according to claim 1, wherein the heat treatment is performed at a pressure of 1 atm or higher.
8. A semiconductor light-emitting element according to claim 2, wherein the heat treatment is performed at a pressure of 1 atm or higher.
9. A semiconductor light-emitting element according to claim 3, wherein the heat treatment is performed at a pressure of 1 atm or higher.
10. A semiconductor light-emitting element according to claim 4, wherein the heat treatment is performed at a pressure of 1 atm or higher.
11. A semiconductor light-emitting element according to claim 5, wherein the heat treatment is performed at a pressure of 1 atm or higher.
12. A semiconductor light-emitting element according to claim 6, wherein the heat treatment is performed at a pressure of 1 atm or higher.
US09/988,060 1999-06-28 2001-11-16 Semiconductor light-emitting element Abandoned US20020056847A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/988,060 US20020056847A1 (en) 1999-06-28 2001-11-16 Semiconductor light-emitting element

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP18189799A JP3675234B2 (en) 1999-06-28 1999-06-28 Manufacturing method of semiconductor light emitting device
JPH11-181897 1999-06-28
US09/599,556 US6335212B1 (en) 1999-06-28 2000-06-23 Method of fabricating a semiconductor light-emitting element
US09/988,060 US20020056847A1 (en) 1999-06-28 2001-11-16 Semiconductor light-emitting element

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/599,556 Division US6335212B1 (en) 1999-06-28 2000-06-23 Method of fabricating a semiconductor light-emitting element

Publications (1)

Publication Number Publication Date
US20020056847A1 true US20020056847A1 (en) 2002-05-16

Family

ID=16108804

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/599,556 Expired - Lifetime US6335212B1 (en) 1999-06-28 2000-06-23 Method of fabricating a semiconductor light-emitting element
US09/988,060 Abandoned US20020056847A1 (en) 1999-06-28 2001-11-16 Semiconductor light-emitting element

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/599,556 Expired - Lifetime US6335212B1 (en) 1999-06-28 2000-06-23 Method of fabricating a semiconductor light-emitting element

Country Status (2)

Country Link
US (2) US6335212B1 (en)
JP (1) JP3675234B2 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6496973B1 (en) * 1999-09-06 2002-12-17 Nippon Sheet Glass Co., Ltd. Method for designing mask pattern of a self scanning light emitting device
US20060225644A1 (en) * 2005-04-07 2006-10-12 Samsung Electro-Mechanics Co.,Ltd. Vertical group III-nitride light emitting device and method for manufacturing the same
US20070235872A1 (en) * 2006-03-28 2007-10-11 Ping-Chang Wu Semiconductor package structure
US20080173884A1 (en) * 2007-01-22 2008-07-24 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US20080179611A1 (en) * 2007-01-22 2008-07-31 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US20090065790A1 (en) * 2007-01-22 2009-03-12 Cree, Inc. LED chips having fluorescent substrates with microholes and methods for fabricating
US20090179207A1 (en) * 2008-01-11 2009-07-16 Cree, Inc. Flip-chip phosphor coating method and devices fabricated utilizing method
US20090278156A1 (en) * 2003-09-18 2009-11-12 Leung Michael S Molded chip fabrication method and apparatus
US20100072508A1 (en) * 2008-09-24 2010-03-25 Toyoda Gosei Co., Ltd. Group III nitride semiconductor light-emitting device and method for producing the same
CN102339938A (en) * 2010-07-20 2012-02-01 隆达电子股份有限公司 Packaging structure of light-emitting diode
US20120098010A1 (en) * 2010-10-20 2012-04-26 Advanced Optoelectronic Technology, Inc. Light emitting element package
US8167674B2 (en) 2007-12-14 2012-05-01 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US8232564B2 (en) 2007-01-22 2012-07-31 Cree, Inc. Wafer level phosphor coating technique for warm light emitting diodes
US8637883B2 (en) 2008-03-19 2014-01-28 Cree, Inc. Low index spacer layer in LED devices
US9041285B2 (en) 2007-12-14 2015-05-26 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
TWI492412B (en) * 2007-09-07 2015-07-11 Cree Inc Wafer level phosphor coating method and devices fabricated utilizing method
US9166126B2 (en) 2011-01-31 2015-10-20 Cree, Inc. Conformally coated light emitting devices and methods for providing the same
US10546846B2 (en) 2010-07-23 2020-01-28 Cree, Inc. Light transmission control for masking appearance of solid state light sources

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1277241B1 (en) * 2000-04-26 2017-12-13 OSRAM Opto Semiconductors GmbH Gan-based light-emitting-diode chip
DE10051465A1 (en) * 2000-10-17 2002-05-02 Osram Opto Semiconductors Gmbh Method for producing a GaN-based semiconductor component
WO2001082384A1 (en) * 2000-04-26 2001-11-01 Osram Opto Semiconductors Gmbh Radiation-emitting semiconductor element and method for producing the same
TWI292227B (en) * 2000-05-26 2008-01-01 Osram Opto Semiconductors Gmbh Light-emitting-dioed-chip with a light-emitting-epitaxy-layer-series based on gan
JP4581198B2 (en) * 2000-08-10 2010-11-17 ソニー株式会社 Heat treatment method for nitride compound semiconductor layer and method for manufacturing semiconductor device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5476884A (en) * 1989-02-20 1995-12-19 Toray Industries, Inc. Semiconductor device-encapsulating epoxy resin composition containing secondary amino functional coupling agents
US5514627A (en) * 1994-01-24 1996-05-07 Hewlett-Packard Company Method and apparatus for improving the performance of light emitting diodes

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6496973B1 (en) * 1999-09-06 2002-12-17 Nippon Sheet Glass Co., Ltd. Method for designing mask pattern of a self scanning light emitting device
US9105817B2 (en) 2003-09-18 2015-08-11 Cree, Inc. Molded chip fabrication method and apparatus
US9093616B2 (en) 2003-09-18 2015-07-28 Cree, Inc. Molded chip fabrication method and apparatus
US10546978B2 (en) 2003-09-18 2020-01-28 Cree, Inc. Molded chip fabrication method and apparatus
US20090278156A1 (en) * 2003-09-18 2009-11-12 Leung Michael S Molded chip fabrication method and apparatus
US10164158B2 (en) 2003-09-18 2018-12-25 Cree, Inc. Molded chip fabrication method and apparatus
US20100323465A1 (en) * 2003-09-18 2010-12-23 Cree, Inc. Molded chip fabrication method and apparatus
US20110169038A1 (en) * 2003-09-18 2011-07-14 Cree, Inc. Molded chip fabrication method and apparatus
US20060225644A1 (en) * 2005-04-07 2006-10-12 Samsung Electro-Mechanics Co.,Ltd. Vertical group III-nitride light emitting device and method for manufacturing the same
US8664019B2 (en) 2005-04-07 2014-03-04 Samsung Electronics Co., Ltd. Vertical group III-nitride light emitting device and method for manufacturing the same
US20090075412A1 (en) * 2005-04-07 2009-03-19 Samsung Electro-Mechanics Co., Ltd. Vertical group iii-nitride light emitting device and method for manufacturing the same
US20070235872A1 (en) * 2006-03-28 2007-10-11 Ping-Chang Wu Semiconductor package structure
US20090065790A1 (en) * 2007-01-22 2009-03-12 Cree, Inc. LED chips having fluorescent substrates with microholes and methods for fabricating
US9159888B2 (en) * 2007-01-22 2015-10-13 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US9196799B2 (en) 2007-01-22 2015-11-24 Cree, Inc. LED chips having fluorescent substrates with microholes and methods for fabricating
US8232564B2 (en) 2007-01-22 2012-07-31 Cree, Inc. Wafer level phosphor coating technique for warm light emitting diodes
US9024349B2 (en) 2007-01-22 2015-05-05 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US20080179611A1 (en) * 2007-01-22 2008-07-31 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US20080173884A1 (en) * 2007-01-22 2008-07-24 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
TWI492412B (en) * 2007-09-07 2015-07-11 Cree Inc Wafer level phosphor coating method and devices fabricated utilizing method
US9041285B2 (en) 2007-12-14 2015-05-26 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US8167674B2 (en) 2007-12-14 2012-05-01 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US8878219B2 (en) 2008-01-11 2014-11-04 Cree, Inc. Flip-chip phosphor coating method and devices fabricated utilizing method
US20090179207A1 (en) * 2008-01-11 2009-07-16 Cree, Inc. Flip-chip phosphor coating method and devices fabricated utilizing method
US8637883B2 (en) 2008-03-19 2014-01-28 Cree, Inc. Low index spacer layer in LED devices
US8323994B2 (en) * 2008-09-24 2012-12-04 Toyoda Gosei Co., Ltd. Group III nitride semiconductor light-emitting device and method for producing the same
US20100072508A1 (en) * 2008-09-24 2010-03-25 Toyoda Gosei Co., Ltd. Group III nitride semiconductor light-emitting device and method for producing the same
CN102339938A (en) * 2010-07-20 2012-02-01 隆达电子股份有限公司 Packaging structure of light-emitting diode
US10546846B2 (en) 2010-07-23 2020-01-28 Cree, Inc. Light transmission control for masking appearance of solid state light sources
US20120098010A1 (en) * 2010-10-20 2012-04-26 Advanced Optoelectronic Technology, Inc. Light emitting element package
US9166126B2 (en) 2011-01-31 2015-10-20 Cree, Inc. Conformally coated light emitting devices and methods for providing the same

Also Published As

Publication number Publication date
JP3675234B2 (en) 2005-07-27
US6335212B1 (en) 2002-01-01
JP2001015807A (en) 2001-01-19

Similar Documents

Publication Publication Date Title
US6335212B1 (en) Method of fabricating a semiconductor light-emitting element
US6762070B2 (en) Method of manufacturing group III nitride compound semiconductor light emitting device having a light emission output of high light intensity
JP3705016B2 (en) Translucent electrode film and group III nitride compound semiconductor device
US7611917B2 (en) Methods of forming light emitting devices with active layers that extend into opened pits
US6773946B2 (en) Method for fabricating light-emitting diode using nanosize nitride semiconductor multiple quantum wells
KR101257572B1 (en) Semiconductor light emission element
WO2003107443A2 (en) Bonding pad for gallium nitride-based light-emitting device
US20020042159A1 (en) GaN type semiconductor device
JP3612985B2 (en) Gallium nitride compound semiconductor device and manufacturing method thereof
US6734091B2 (en) Electrode for p-type gallium nitride-based semiconductors
WO2003023838A1 (en) n ELECTRODE FOR III GROUP NITRIDE BASED COMPOUND SEMICONDUCTOR ELEMENT
US7002180B2 (en) Bonding pad for gallium nitride-based light-emitting device
JP3557791B2 (en) Group III nitride semiconductor electrode and device having the electrode
JP3703975B2 (en) Gallium nitride compound semiconductor light emitting device
EP0594212A1 (en) An ohmic electrode, its fabricating method and a light emitting device
JP3836245B2 (en) Gallium nitride compound semiconductor device
JP3480297B2 (en) Semiconductor element
JP3444208B2 (en) GaN-based semiconductor devices
US6774025B2 (en) Method for producing group III nitride compound semiconductor light-emitting element
JP3712870B2 (en) Gallium nitride compound semiconductor light emitting device
JP3495544B2 (en) GaN-based semiconductor device and manufacturing method thereof
KR100348280B1 (en) method for fabricating blue emitting device
CN115939184A (en) Semiconductor structure and preparation method thereof
JPH11204829A (en) Semiconductor element and its manufacture
JP2003077853A (en) Method of manufacturing p-type semiconductor and semiconductor element

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOYODA GOSEI CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:UEMURA, TOSHIYA;OSHIO, TAKAHIDE;REEL/FRAME:012311/0387

Effective date: 20000620

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION