US20020084105A1 - Via -in-pad with off-center geometry and methods of manufacture - Google Patents

Via -in-pad with off-center geometry and methods of manufacture Download PDF

Info

Publication number
US20020084105A1
US20020084105A1 US09/751,614 US75161400A US2002084105A1 US 20020084105 A1 US20020084105 A1 US 20020084105A1 US 75161400 A US75161400 A US 75161400A US 2002084105 A1 US2002084105 A1 US 2002084105A1
Authority
US
United States
Prior art keywords
lands
vias
land
geometric center
solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/751,614
Other versions
US6833615B2 (en
Inventor
Phil Geng
Stephen Joy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/751,614 priority Critical patent/US6833615B2/en
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JOY, STEPHEN C., GENG, PHIL
Priority to PCT/US2001/044721 priority patent/WO2002054838A1/en
Priority to CNB018215823A priority patent/CN1284426C/en
Priority to EP01273027A priority patent/EP1346613B1/en
Priority to AT01273027T priority patent/ATE509510T1/en
Priority to JP2002555593A priority patent/JP2005501393A/en
Priority to KR1020037008832A priority patent/KR100603879B1/en
Priority to MYPI20015604A priority patent/MY130278A/en
Publication of US20020084105A1 publication Critical patent/US20020084105A1/en
Priority to US10/994,995 priority patent/US7208348B2/en
Publication of US6833615B2 publication Critical patent/US6833615B2/en
Application granted granted Critical
Assigned to NUMONYX B.V. reassignment NUMONYX B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTEL CORPORATION
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NUMONYX B.V.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • H05K1/112Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H05K1/113Via provided in pad; Pad over filled via
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/0959Plated through-holes or plated blind vias filled with insulating material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1178Means for venting or for letting gases escape
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0094Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention is related to the following invention which is assigned to the same assignee as the present invention:
  • the present invention relates generally to electronics packaging. More particularly, the present invention relates to apparatus and methods for coupling the electrical contacts of an integrated circuit to bonding pads having vias.
  • Integrated circuits are typically assembled into packages that are physically and electrically coupled to a substrate such as a printed circuit board (PCB) to form an “electronic assembly”.
  • a substrate such as a printed circuit board (PCB)
  • the “electronic assembly” can be part of an “electronic system”.
  • An “electronic system” is broadly defined herein as any product comprising an “electronic assembly”.
  • Examples of electronic systems include computers (e.g., desktop, laptop, hand-held, server, Web appliances, etc.), wireless communications devices (e.g., cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, etc.), and the like.
  • computers e.g., desktop, laptop, hand-held, server, Web appliances, etc.
  • wireless communications devices e.g., cellular phones, cordless phones, pagers, etc.
  • computer-related peripherals e.g., printers, scanners, monitors, etc.
  • entertainment devices e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, etc.
  • a substrate typically includes a number of insulation and metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and a plurality of electronic components mounted on one or more surfaces of the substrate and functionally interconnected through the traces.
  • the routing traces typically carry signals that are transmitted among the electronic components, such as ICs, of the system.
  • Some ICs have a relatively large number of input/output (I/O) pads.
  • I/O pads input/output
  • Some PCBs require multiple layers of routing traces to accommodate all of the system interconnections.
  • Routing traces located within different layers are typically connected electrically by vias formed in the substrate.
  • a via can be made by making a hole through some or all layers of a PCB and then coating or plating the interior hole surface with an electrically conductive material, such as copper or tungsten.
  • SMT components have terminations or leads (generally referred to as “electrical contacts”) that are soldered directly to the surface of the substrate. SMT components are widely used because of their compact size and simplicity of mounting.
  • One conventional type of SMT component utilizes a ball grid array (BGA) to connect to the substrate.
  • BGA component has a plurality of solder balls on one surface, each of which represents an electrical contact. Each solder ball connects to a conductor within the component.
  • the electrical contacts of an SMT component are coupled to corresponding metallized mounting or bonding pads (also referred to herein as “lands”) on the surface of the substrate, in order to establish a secure physical connection to the substrate as well as to establish an electrical connection between the SMT component and at least one trace connected to the lands.
  • lands metallized mounting or bonding pads
  • one land is dedicated to one SMT electrical contact.
  • the substrate lands are selectively coated with solder paste.
  • solder paste e.g. solder balls
  • the component is carefully positioned or “registered” over the substrate so that its electrical contacts (e.g. solder balls) are aligned with the corresponding lands.
  • the solder balls and lands are heated to a temperature that melts the solder balls and the solder paste, so that they physically merge and form proper electrical and physical connections.
  • solder paste Before the substrate lands are coated with solder paste, a layer of solder mask or solder resist material is first applied to the substrate everywhere except the lands. For via-in-pad structures, via capping material is typically applied to the under surface of the substrate to plug the lower openings of the vias. Then, solder paste is applied to the lands on the substrate's upper surface.
  • the solder mask, the via cap, and the solder paste can comprise one or more volatile materials.
  • Such materials can include volatile organic compounds (VOCs).
  • VOCs volatile organic compounds
  • polyglycol which is commonly used in PCB fabrication. Polyglycol has a boiling point of approximately 170 degrees Centigrade compared to the liquidus temperature of approximately 183 degrees Centigrade for solder paste.
  • FIG. 1 is a perspective view of a prior art PCB, mask, and screener
  • FIG. 2 is a cross-sectional view of the prior art PCB shown in FIG. 1 taken along line 50 of FIG. 1, and in addition a cross-sectional view of an IC package that is aligned for coupling to the prior art PCB;
  • FIG. 3 shows the prior art PCB shown in FIG. 2 being coupled to an IC package during a solder reflow operation in which adjacent solder balls are bridged due to outgassing of volatiles;
  • FIG. 4 is a perspective view of a PCB, mask, and screener, in accordance with one embodiment of the invention.
  • FIG. 5 is a diagrammatic top view of two lands, each having an off-center via, in accordance with one embodiment of the invention.
  • FIG. 6 is a cross-sectional view of the PCB shown in FIG. 4 taken along line 150 of FIG. 4, and in addition a cross-sectional view of an IC package aligned to be coupled to the PCB, in accordance with one embodiment of the invention;
  • FIG. 7 shows the PCB of the present invention being coupled to an IC package during a solder reflow operation in which adjacent solder balls are ballooning but not touching, in accordance with one embodiment of the invention
  • FIG. 8 shows the PCB of the present invention coupled to an IC package, in accordance with one embodiment of the invention
  • FIG. 9 is a top view of an IC overlying a portion of a substrate having a plurality of lands each having an off-center via, in accordance with one embodiment of the invention.
  • FIG. 10 is a flow diagram of a method of fabricating an electronic assembly that includes forming off-center vias in lands to inhibit adjacent solder balls from bridging, in accordance with one embodiment of the invention.
  • the present invention provides a solution to the problem of thermally expansive substances, such as volatile organic compounds (VOCs), outgassing during solder reflow to produce quality defects.
  • thermally expansive substances such as volatile organic compounds (VOCs)
  • VOCs volatile organic compounds
  • channels in via-in-pad structures are formed offset from the pad center to minimize the effect of outgassing during solder reflow.
  • the ballooning of solder balls is significantly lessened, reducing the likelihood of adjacent solder balls touching, enabling more solder to remain in the solder joint, and reducing shear stress and shock fatigue on the land.
  • the improved via-in-pad apparatus and methods of the present invention are compatible with existing packaging technologies, so that significant quality improvements are achieved at a relatively low implementation cost, thus making the apparatus and methods of the present invention commercially competitive.
  • FIG. 1 is a perspective view of a prior art PCB 12 , mask 2 , and screener 3 .
  • a surface 1 of PCB 12 has a plurality of via-in-pad structures (only two of which are illustrated) each comprising an O-shaped land 4 formed above and coupled to a via 15 having a hole 5 .
  • Solder paste can be applied to each land 4 , and a corresponding solder ball on an IC package can be coupled to land 4 , as will be shown below.
  • vias can be either solid or hollow, as used herein the term “via” means a hollow via.
  • Via 15 comprises electrically conductive material, such as copper, that electrically connects circuit traces on different layers (not shown) of PCB 12 .
  • Via 15 can be of any type or cross-section but is typically circular.
  • via 15 is essentially a copper or copper-plated cylinder having a wall of finite, substantially uniform thickness that extends partially into PCB 12 (as indicated by the dashed lines) or entirely through PCB 12 , depending upon how many layers of the PCB it is required to connect to.
  • Vias 15 are typically formed by drilling a hole through all or a part of PCB 12 and then covering the interior wall of the hole with a conductive metal such as copper or tungsten.
  • the lands 4 on PCB 12 need to be coated with solder paste in preparation for joining with the corresponding solder balls of an IC package.
  • a mask 2 is positioned over surface 1 of PCB 12 , and a screener apparatus 3 dispenses solder paste through apertures 8 in mask 2 in the direction indicated by arrows 10 .
  • the solder paste normally comprises a combination of solder powder, flux, a suspension agent, and a solvent. The solder paste not only coats the lands 4 , but it can also enter holes 5 into vias 15 .
  • solder paste screening operation After the solder paste screening operation, the solder paste is allowed to cure or harden, during which time some or all of the liquid components evaporate, depending upon a number of process variables. When the volatile liquid component(s) do not all evaporate, significant problems can occur, as will be illustrated below regarding FIG. 3.
  • solder resist can be applied to define the areas of the surface 1 of PCB 12 where solder paste is to be retained.
  • volatile liquid components e.g., solvents
  • via caps ( 17 , FIG. 2) positioned on the underside of vias 15 , and typically extending upwards into the vias 15 , can comprise uncured volatile components that outgas significantly when subjected to solder reflow temperatures.
  • uncured volatile components in via capping materials constitute the most significant cause of outgassing during solder reflow.
  • the volatile liquid components within the various materials that can be applied to the surface 1 of PCB 12 are thermally expansive substances, i.e. they expand when subjected to heat.
  • These volatile liquid components can be of any suitable type, and they often include volatile organic compounds, such as polyglycol.
  • FIG. 2 is a cross-sectional view of the prior art PCB 12 shown in FIG. 1 taken along line 50 of FIG. 1, and in addition a cross-sectional view of an IC package 20 that is aligned for coupling to the prior art PCB 12 .
  • Vias 15 are shown containing a thermally expansive substance, such as “via fill” 14 , which in the prior art structure can include both cured material as well as thermally expansive material such as a volatile organic compound.
  • the particular level of via fill 14 within vias 15 is merely illustrative; the level can range anywhere between full to empty.
  • via fill 14 is primarily via capping material from via cap 17 .
  • via fill 14 can also include processing solvent residues.
  • via fill 14 can also include solder paste.
  • solder paste 16 resides on lands 4 as well as within vias 15 , where it constitutes a relatively minor part of via fill 14 .
  • each via 15 has a via cap 17 to prevent via fill 14 , such as solder paste, from running through the via.
  • the via cap 17 can comprise epoxy, for example.
  • Via cap materials typically require curing after their application to PCB 12 . When these via cap materials are not fully cured, they can cause significant outgassing within via 15 , thereby contributing to solder ball bridging, as will be discussed further below regarding FIG. 3.
  • Via caps 17 not only cover the bottom openings of vias 15 , but they also extend upward into vias 15 .
  • IC package 20 comprises a plurality (only two of which are illustrated) of lands 21 , to which are coupled contacts, bumps, or balls 22 , each comprising an electrically conductive material such as solder.
  • Solder balls 22 are of approximately the same shape, size, and pitch as lands 4 . Solder balls 22 are aligned or “registered” with respect to lands 4 .
  • the package structure comprising solder balls 22 , lands 4 , and vias 15 , is heated substantially to the melting point or liquidus of the solder material.
  • the purpose of the reflow operation is to cause solder balls 22 and the solder paste 16 on lands 4 to flow together, so that lands 21 of IC package 20 and lands 4 of substrate 12 become physically and electrically coupled upon cooling.
  • FIG. 3 shows the prior art PCB 12 shown in FIG. 2 being coupled to an IC package 20 during a solder reflow operation in which adjacent solder balls 22 are bridged due to outgassing of volatiles.
  • solder balls 22 become molten.
  • any VOCs in via fill 14 within vias 15 heat up and expand.
  • the VOCs in via fill 14 in the lower portion of via 15 are prevented from exiting downwardly from the via 15 by via cap 17 .
  • adjacent solder balls 22 touch, as shown at area 26 shorts result within the electrical paths of the electronic structure, and the electronic structure can experience operational faults or even total failure.
  • solder balls 22 strongly adhere to lands 21 on IC package 20 as well as to lands 4 on PCB 12 . Moreover, solder balls 22 have a high surface tension that causes solder balls 22 , although molten, to retain a substantially spherical shape. Because vias 15 are centered within lands 4 , the balloons formed by molten solder balls 22 are fairly symmetrical, and their walls have a substantially uniform thickness that is considerably resistant to collapse.
  • FIG. 4 is a perspective view of a PCB 112 , mask 102 , and screener 103 , in accordance with one embodiment of the invention.
  • a surface 100 of PCB 112 has a plurality of via-in-pad structures (only two of which are illustrated) each comprising a land 104 formed above and coupled to a via 115 (shown in dashed lines) having a hole 105 .
  • Vias 115 can be of any type or cross-section, but in the embodiment shown they are circular. Vias 115 can extend partially into PCB 112 or entirely through PCB 112 , depending upon how many layers of the PCB they are required to connect to.
  • vias 115 are drilled. Vias 115 have a finished diameter that is slightly less than their drilled diameter. In one embodiment, the unfinished diameter of vias 115 is in the range of 0.33 to 0.38 millimeters (13 to 15 mils). After plating, the finished diameter of vias 115 is in the range of 0.25 to 0.33 millimeters (10 to 13 mils). The diameter of lands 104 is in the range of 0.61 to 0.71 millimeters (24 to 28 mils).
  • solder paste in preparation for joining with the corresponding solder balls of an IC package.
  • mask 102 is positioned over surface 100 of PCB 112 , and screener apparatus 103 dispenses solder paste through apertures 108 in mask 102 in the direction indicated by arrows 110 .
  • the solder paste normally comprises a combination of solder powder, flux, a suspension agent, and a solvent. After this operation, the solder paste is allowed to cure or harden, during which time some or all of the liquid components evaporate, depending upon a number of process variables.
  • solder resist can be applied to define the areas of the surface 100 of PCB 112 where solder paste is to be retained, such as lands 104 .
  • via caps 117 , FIG. 6) positioned on the underside of vias 115 , and extending upwards into vias 115 , can comprise uncured volatile components that outgas significantly when subjected to solder reflow temperatures.
  • the volatile liquid components within the various materials that can be applied to the surface 100 of PCB 112 are thermally expansive substances, i.e. they expand when subjected to heat.
  • these volatile liquid components can be of any suitable type, and they often include volatile organic compounds (VOC's), such as polyglycol.
  • VOC's volatile organic compounds
  • FIG. 5 is a diagrammatic top view of two lands 130 and 131 , each having an off-center via 134 and 135 , respectively, in accordance with one embodiment of the invention.
  • Lands 130 and 131 represent any two adjacent lands from PCB 112 , and they can be similar to or identical to lands 104 (FIG. 4). Although the lands on PCB 112 can be partitioned into at least two different groups, as illustrated in FIG. 9 and discussed below, lands 130 and 131 are assumed to be from the same group of lands.
  • Land 130 comprises a via 134
  • land 131 comprises a via 135 .
  • Land 130 has a geometric center 132 and an edge 138 .
  • land 131 has a geometric center 133 and an edge 139 .
  • Vias 134 and 135 have geometric centers 136 and 137 , respectively.
  • Vias of adjacent lands 130 and 131 are formed at substantially the same offset distances 140 and 141 , respectively, from the geometric centers of their respective lands. Also, the geometric centers of vias 135 and 136 of respective lands 130 and 131 are offset in substantially the same direction. In other words, the offsets 140 and 141 of vias 135 and 135 , respectively, have substantially the same angle. For example, the geometric centers 136 and 137 of vias 130 and 131 , respectively, are each offset from the geometric centers ( 132 , 133 ) of their respective lands ( 130 , 131 ) by ninety degrees (with reference to the Cartesian grid provided in FIG. 5 by X-axis 145 and Y-axis 146 ).
  • offset vias can be provided in pads or lands in a regular, orthogonal pattern, as shown in FIG. 5, the present invention is not to be construed as limited to such a pattern, and it can be implemented with many other types of patterns that have variations in any of the relevant variables which include but are not limited to land size, via size, relative and actual offset distance, offset angle, and pitch.
  • FIG. 6 is a cross-sectional view of the PCB 112 shown in FIG. 4 taken along line 150 of FIG. 4, and in addition a cross-sectional view of an IC package 120 aligned to be coupled to the PCB 112 , in accordance with one embodiment of the invention.
  • PCB 112 and IC package 120 form an electronic assembly that can be part of an electronic system.
  • vias 115 are shown containing a thermally expansive substance, such as “via fill” 114 , which can include both cured material as well as thermally expansive material such as a volatile organic compound.
  • via fill a thermally expansive substance
  • the particular level of via fill 114 within vias 115 is merely illustrative; the level can range anywhere between full to empty.
  • via fill 114 is primarily via capping material from via cap 117 .
  • via fill 114 can also include processing solvent residues and solder paste.
  • solder paste 116 resides on lands 104 as well as within vias 115 , where it typically constitutes a relatively minor part of via fill 114 .
  • each via 115 has a via cap 117 to prevent via fill 114 , such as solder paste, from running out of the via.
  • via cap 117 can comprise epoxy, but in another embodiment it can comprise a blend of epoxy and acrylate.
  • Via cap 117 can comprise a solder mask material that is partially or entirely cured through thermal and/or ultraviolet treatments. In the embodiment illustrated, via caps 117 not only cover the bottom openings of vias 115 , but they also extend upward into vias 115 .
  • IC package 120 comprises a plurality (only two of which are illustrated) of contacts, bumps, or balls 122 , each comprising an electrically conductive material such as solder.
  • Solder balls 122 are of approximately the same shape, size, and pitch as lands 104 . Solder balls 122 are aligned or “registered” with respect to lands 104 .
  • solder balls 122 and the lands 104 which have been coated with solder paste 116 , are heated substantially to the melting point or liquidus of the solder material, so that balls 122 and the solder paste 116 on lands 104 flow together. This causes lands 121 of IC package 120 and lands 104 of PCB 112 to become physically and electrically coupled upon cooling.
  • FIG. 7 shows the PCB 112 of the present invention being coupled to an IC package 120 during a solder reflow operation in which adjacent solder balls are ballooning but not touching, in accordance with one embodiment of the invention.
  • solder balls 122 become molten.
  • any VOCs in via fill 114 within vias 115 heat up and expand.
  • the VOCs in via fill 114 in the lower portion of via 115 are prevented from exiting downwardly from via 115 by via cap 119 .
  • the via fill 114 can outgas in large bubbles 123 within the overlying molten solder balls 122 , causing solder balls 122 to expand laterally in a ballooning effect. However, before adjoining solder balls 122 can touch, they vent some or all of the gases that are contained within bubbles 123 through the thinned wall segments 125 of solder ball 122 s, causing solder balls 122 to substantially collapse, so that most if not all of the solder in solder balls 122 remains in place between lands 121 of IC package 120 and lands 104 of PCB 112 .
  • solder balls 122 adhere strongly to lands 121 on IC package 120 as well as to lands 104 on PCB 120 .
  • solder balls 122 have a high surface tension that causes solder balls 122 , although molten, to retain a substantially spherical shape.
  • FIG. 8 shows the PCB 112 of the present invention coupled to an IC package 120 , in accordance with one embodiment of the invention.
  • solder balls 122 flow together with the solder paste 116 (FIG. 6) of corresponding lands 104 , causing solder balls 122 to form high quality physical and electrical connections to lands 104 . Even if outgassing should occur, its effect upon solder balls 122 is inconsequential, because solder balls 122 vent easily and collapse before adjacent solder balls 122 touch each other. The resulting electronic assembly achieves a significantly higher level of integrity and can be produced at a significantly lower cost.
  • FIG. 9 is a top view of an IC 20 overlying a portion of a substrate 112 having a plurality of lands 151 , 161 , 171 , and 181 each having a respective off-center via 152 , 162 , 172 , and 182 , in accordance with one embodiment of the invention.
  • the lands for any IC are arranged in two groups, so that the surface tension forces are relatively equalized.
  • FIG. 9 A simplified example is illustrated in FIG. 9, wherein one group of lands 151 is arranged on the left-hand side of dashed line 160 , and another group of lands 161 is arranged on the right-hand side of dashed line 160 . Lands 151 and 161 , and vias 152 and 162 , are shown in dashed outline, because they are beneath IC 20 .
  • the vias 152 in lands 151 are offset in a direction away from dashed line 160 .
  • the vias 162 in lands 161 are offset in the opposite direction.
  • the centerline of an IC (not shown) to be mounted to the eight lands comprising four separate lands 171 and four separate lands 181 would be aligned approximately with dashed line 170 , in order that asymmetric surface tension forces in its solder balls during a solder reflow operation do not cause the IC to slide to one side.
  • FIG. 10 is a flow diagram of a method of fabricating an electronic assembly that includes forming off-center vias in lands to inhibit adjacent solder balls from bridging, in accordance with one embodiment of the invention. The method begins at 200 .
  • a plurality of lands are fabricated on a surface of a substrate such as a PCB.
  • Each land has a geometric center and an edge, e.g. land 130 has a geometric center 132 and an edge 138 (FIG. 5).
  • a via is formed in each land.
  • the vias are formed by drilling; however, the scope of the invention is not limited to drilling, and any suitable process for forming vias can be used, such as punching, microperforation, ablation, laser blasting, etching, and so forth.
  • Each via is formed with its geometric center (e.g. geometric center 136 of via 134 , FIG. 5) in a region between the geometric center and the edge of a land (e.g. geometric center 132 and edge 138 of land 130 , FIG. 5).
  • no vias are drilled or otherwise formed at the geometric center of a land.
  • vias can be formed either off-center or on-center.
  • the interior walls of the vias are plated or otherwise coated with an electrically conductive material, such as copper.
  • Vias of adjacent lands are formed at substantially the same distance from the geometric centers of their respective lands (e.g. distances 140 , 141 , FIG. 5).
  • the substrate comprises at least two groups of lands.
  • the geometric centers of vias of adjacent lands within a group of lands are offset in substantially the same direction; i.e., the offsets of such vias from the geometric centers of the respective lands have substantially the same angle.
  • the geometric centers 136 and 137 of vias 130 and 131 are each offset from the geometric centers ( 132 , 133 ) of the respective lands ( 130 , 131 ) by ninety degrees.
  • the grouping of lands having vias offset in the same direction is further illustrated in FIG. 9, wherein a group of lands 151 to the left of dashed line 160 has vias 152 offset towards the left, and another group of lands 161 to the right of dashed line 160 has vias 162 offset towards the right.
  • a material is applied over the surface (top and/or bottom) of the substrate, including the interior of some or all of the vias.
  • the material comprises a thermally expansive substance.
  • the thermally expansive substance can be of any type, including a volatile organic compound.
  • the thermally expansive substance can be a constituent of a solder mask or solder resist material, or of a solder flux or solder paste, or of a via capping material, or of a processing solvent, or of any other material that can be applied to the substrate for any purpose prior to a heating operation.
  • the thermally expansive substance can be applied to the upper and/or lower surface of the substrate.
  • an IC package having a plurality of contacts is aligned with respect to the lands on the substrate surface.
  • a heating operation e.g. a solder reflow operation
  • the solder contacts and the lands are heated until they electrically and physically join.
  • the method ends at 212 .
  • the operations described above with respect to FIG. 10 can be performed in a different order from those described herein.
  • the lands could be formed after the vias are formed, for example, during the same operation when the interiors of the vias are coated with electrically conductive material.
  • PCB 112 can be any type of substrate on which electrical components can be mounted, such as a material formed of polyimide, a suitable organic material, silicon, glass, quartz, ceramic, and the like.
  • the electrical component in the package 120 that is mounted to PCB 112 can be of any type, such as an IC or other semiconductor device; a passive element such as an inductor, capacitor, or resistor; or any other kind of electrical or electronic device. If the electrical component in package 120 is an IC, it can be of any type, such as a microprocessor or microcontroller, memory circuit, application specific integrated circuit (ASIC), digital signal processor (DSP), a radio frequency circuit, an amplifier, a power converter, a filter, a clocking circuit, and the like.
  • ASIC application specific integrated circuit
  • DSP digital signal processor
  • the present invention provides significantly improved reliability of the solder connections between the electrical contacts of electronic components, such as surface mount technology components, e.g. ball grid array devices, and corresponding via-in-pad type lands on substrates, e.g., printed circuit boards.
  • electronic components such as surface mount technology components, e.g. ball grid array devices
  • via-in-pad type lands on substrates e.g., printed circuit boards.
  • Easier venting also enables a greater quantity of solder to remain in the solder joint between the IC package contacts and the substrate lands. This has the overall effect of providing stronger solder connections between the IC package and the substrate, thus ensuring greater reliability of the electronic assembly and of any electronic system incorporating such electronic assembly.
  • the present invention reduces shear stresses and shock fatigue in the vicinity of the via-in-pad, because ballooning solder balls vent easier and with less force, because volatile gasses do not have to overcome as high a surface tension in the surface of the solder ball. Again, this contributes to a more reliable electronic assembly.
  • the present invention can be implemented in a number of different embodiments, including a method for fabricating a substrate, a method for fabricating an electronic assembly, a substrate, an electronic assembly, and an electronic system.
  • Other embodiments will be readily apparent to those of ordinary skill in the art.
  • the elements, compositions, geometry, architecture, dimensions, and sequence of operations can all be varied to suit particular product and packaging requirements.

Abstract

The electrical contacts of an integrated circuit are coupled to printed circuit board (PCB) bonding pads that include vias. A method for fabricating an electronic assembly utilizes at least one operation in which a thermally expansive substance, such as a volatile organic compound (VOC), is applied to the PCB. Some of the VOC goes into the via channels. The electrical contacts of a surface mount technology component such as a ball grid array (BGA) solder ball component are affixed to the bonding pads using a reflow soldering technique. According to one embodiment, the vias are formed off-center, so as to inhibit bridging between adjacent solder balls during a solder reflow operation by minimizing the effect of solder ball ballooning resulting from outgassing of the VOC from the via channels. A substrate and an electronic system are also described.

Description

    RELATED INVENTION
  • The present invention is related to the following invention which is assigned to the same assignee as the present invention: [0001]
  • Ser. No. 09/712996, entitled “Improved Via-in-Pad Apparatus and Methods”.[0002]
  • TECHNICAL FIELD OF THE INVENTION
  • The present invention relates generally to electronics packaging. More particularly, the present invention relates to apparatus and methods for coupling the electrical contacts of an integrated circuit to bonding pads having vias. [0003]
  • BACKGROUND OF THE INVENTION
  • Integrated circuits (ICs) are typically assembled into packages that are physically and electrically coupled to a substrate such as a printed circuit board (PCB) to form an “electronic assembly”. The “electronic assembly” can be part of an “electronic system”. An “electronic system” is broadly defined herein as any product comprising an “electronic assembly”. Examples of electronic systems include computers (e.g., desktop, laptop, hand-held, server, Web appliances, etc.), wireless communications devices (e.g., cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, etc.), and the like. [0004]
  • In the field of electronic systems there is an incessant competitive pressure among manufacturers to drive the performance of their equipment up while driving down production costs. This is particularly true regarding the packaging of ICs on substrates, where each new generation of board-level packaging must provide increased performance while generally being smaller or more compact in size. [0005]
  • A substrate typically includes a number of insulation and metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and a plurality of electronic components mounted on one or more surfaces of the substrate and functionally interconnected through the traces. The routing traces typically carry signals that are transmitted among the electronic components, such as ICs, of the system. Some ICs have a relatively large number of input/output (I/O) pads. The large number of I/O pads requires a relatively large number of routing traces. Some PCBs require multiple layers of routing traces to accommodate all of the system interconnections. [0006]
  • Routing traces located within different layers are typically connected electrically by vias formed in the substrate. A via can be made by making a hole through some or all layers of a PCB and then coating or plating the interior hole surface with an electrically conductive material, such as copper or tungsten. [0007]
  • One of the conventional ways of mounting components on a substrate is called surface mount technology (SMT). SMT components have terminations or leads (generally referred to as “electrical contacts”) that are soldered directly to the surface of the substrate. SMT components are widely used because of their compact size and simplicity of mounting. One conventional type of SMT component utilizes a ball grid array (BGA) to connect to the substrate. A BGA component has a plurality of solder balls on one surface, each of which represents an electrical contact. Each solder ball connects to a conductor within the component. [0008]
  • The electrical contacts of an SMT component, such as a BGA component, are coupled to corresponding metallized mounting or bonding pads (also referred to herein as “lands”) on the surface of the substrate, in order to establish a secure physical connection to the substrate as well as to establish an electrical connection between the SMT component and at least one trace connected to the lands. Ordinarily one land is dedicated to one SMT electrical contact. [0009]
  • In order to fabricate PCBs in which components, including IC packages, are mounted in higher densities, it is known to use a via-in-pad structure. In this structure, a via is formed in each mounting pad or land, thus conserving valuable “real estate” on the PCB that would otherwise be separately occupied by the vias and the lands. The resulting electronic system can be manufactured at a lower cost and in a more compact size, and it is therefore more commercially attractive. [0010]
  • Before the SMT component is mounted on a substrate, the substrate lands are selectively coated with solder paste. To mount an SMT component to a substrate, the component is carefully positioned or “registered” over the substrate so that its electrical contacts (e.g. solder balls) are aligned with the corresponding lands. Finally, the solder balls and lands are heated to a temperature that melts the solder balls and the solder paste, so that they physically merge and form proper electrical and physical connections. [0011]
  • Before the substrate lands are coated with solder paste, a layer of solder mask or solder resist material is first applied to the substrate everywhere except the lands. For via-in-pad structures, via capping material is typically applied to the under surface of the substrate to plug the lower openings of the vias. Then, solder paste is applied to the lands on the substrate's upper surface. [0012]
  • The solder mask, the via cap, and the solder paste can comprise one or more volatile materials. Such materials can include volatile organic compounds (VOCs). One example of such a VOC is polyglycol, which is commonly used in PCB fabrication. Polyglycol has a boiling point of approximately 170 degrees Centigrade compared to the liquidus temperature of approximately 183 degrees Centigrade for solder paste. [0013]
  • For a PCB containing via-in-pads, problems can arise when the solder balls and lands are heated, because uncured or excessive VOC that resides in liquid form within the vias can expand or “outgas” upwards into the overlying solder balls. This can cause the solder balls to expand to the point where adjacent solder balls can be left touching, creating short circuits. This phenomenon is referred to as “BGA bridging”. In addition, the forceful outgassing of VOCs can leave voids where the solder balls are supposed to make contact with the vias, creating significantly weakened connections or open circuits. [0014]
  • For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a significant need in the art for apparatus and methods for coupling an integrated circuit to a substrate that offer relatively high density while providing a relatively high quality interconnection.[0015]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a perspective view of a prior art PCB, mask, and screener; [0016]
  • FIG. 2 is a cross-sectional view of the prior art PCB shown in FIG. 1 taken along [0017] line 50 of FIG. 1, and in addition a cross-sectional view of an IC package that is aligned for coupling to the prior art PCB;
  • FIG. 3 shows the prior art PCB shown in FIG. 2 being coupled to an IC package during a solder reflow operation in which adjacent solder balls are bridged due to outgassing of volatiles; [0018]
  • FIG. 4 is a perspective view of a PCB, mask, and screener, in accordance with one embodiment of the invention; [0019]
  • FIG. 5 is a diagrammatic top view of two lands, each having an off-center via, in accordance with one embodiment of the invention; [0020]
  • FIG. 6 is a cross-sectional view of the PCB shown in FIG. 4 taken along [0021] line 150 of FIG. 4, and in addition a cross-sectional view of an IC package aligned to be coupled to the PCB, in accordance with one embodiment of the invention;
  • FIG. 7 shows the PCB of the present invention being coupled to an IC package during a solder reflow operation in which adjacent solder balls are ballooning but not touching, in accordance with one embodiment of the invention; [0022]
  • FIG. 8 shows the PCB of the present invention coupled to an IC package, in accordance with one embodiment of the invention; [0023]
  • FIG. 9 is a top view of an IC overlying a portion of a substrate having a plurality of lands each having an off-center via, in accordance with one embodiment of the invention; and [0024]
  • FIG. 10 is a flow diagram of a method of fabricating an electronic assembly that includes forming off-center vias in lands to inhibit adjacent solder balls from bridging, in accordance with one embodiment of the invention.[0025]
  • DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
  • In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that compositional, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims. [0026]
  • The present invention provides a solution to the problem of thermally expansive substances, such as volatile organic compounds (VOCs), outgassing during solder reflow to produce quality defects. Various embodiments are illustrated and described herein. In one embodiment, channels in via-in-pad structures are formed offset from the pad center to minimize the effect of outgassing during solder reflow. By offsetting the via channels within the pad or land, the ballooning of solder balls is significantly lessened, reducing the likelihood of adjacent solder balls touching, enabling more solder to remain in the solder joint, and reducing shear stress and shock fatigue on the land. Methods of fabrication, as well as application of the invention to a substrate, an electronic assembly, and an electronic system, are also described. [0027]
  • In addition to the foregoing advantages, the improved via-in-pad apparatus and methods of the present invention are compatible with existing packaging technologies, so that significant quality improvements are achieved at a relatively low implementation cost, thus making the apparatus and methods of the present invention commercially competitive. [0028]
  • FIG. 1 is a perspective view of a [0029] prior art PCB 12, mask 2, and screener 3. A surface 1 of PCB 12 has a plurality of via-in-pad structures (only two of which are illustrated) each comprising an O-shaped land 4 formed above and coupled to a via 15 having a hole 5. Solder paste can be applied to each land 4, and a corresponding solder ball on an IC package can be coupled to land 4, as will be shown below.
  • Although in the IC packaging technology vias can be either solid or hollow, as used herein the term “via” means a hollow via. Via [0030] 15 comprises electrically conductive material, such as copper, that electrically connects circuit traces on different layers (not shown) of PCB 12. Via 15 can be of any type or cross-section but is typically circular. In the prior art structure illustrated in FIG. 1, via 15 is essentially a copper or copper-plated cylinder having a wall of finite, substantially uniform thickness that extends partially into PCB 12 (as indicated by the dashed lines) or entirely through PCB 12, depending upon how many layers of the PCB it is required to connect to. Vias 15 are typically formed by drilling a hole through all or a part of PCB 12 and then covering the interior wall of the hole with a conductive metal such as copper or tungsten.
  • As mentioned in the Background section above, the [0031] lands 4 on PCB 12 need to be coated with solder paste in preparation for joining with the corresponding solder balls of an IC package. To this end, a mask 2 is positioned over surface 1 of PCB 12, and a screener apparatus 3 dispenses solder paste through apertures 8 in mask 2 in the direction indicated by arrows 10. The solder paste normally comprises a combination of solder powder, flux, a suspension agent, and a solvent. The solder paste not only coats the lands 4, but it can also enter holes 5 into vias 15.
  • After the solder paste screening operation, the solder paste is allowed to cure or harden, during which time some or all of the liquid components evaporate, depending upon a number of process variables. When the volatile liquid component(s) do not all evaporate, significant problems can occur, as will be illustrated below regarding FIG. 3. [0032]
  • It should be noted that other masks can be used to apply other materials containing volatile liquid components to the surface [0033] 1 of PCB 12 before application of the solder paste as described above with reference to FIG. 1. For example, solder resist can be applied to define the areas of the surface 1 of PCB 12 where solder paste is to be retained. In addition, volatile liquid components, e.g., solvents, can be applied to PCB 12 without using masks.
  • Also, as mentioned earlier and described below, via caps ([0034] 17, FIG. 2) positioned on the underside of vias 15, and typically extending upwards into the vias 15, can comprise uncured volatile components that outgas significantly when subjected to solder reflow temperatures. In some prior art via-in-pad structures, uncured volatile components in via capping materials constitute the most significant cause of outgassing during solder reflow.
  • The volatile liquid components within the various materials that can be applied to the surface [0035] 1 of PCB 12 are thermally expansive substances, i.e. they expand when subjected to heat. These volatile liquid components can be of any suitable type, and they often include volatile organic compounds, such as polyglycol.
  • FIG. 2 is a cross-sectional view of the [0036] prior art PCB 12 shown in FIG. 1 taken along line 50 of FIG. 1, and in addition a cross-sectional view of an IC package 20 that is aligned for coupling to the prior art PCB 12. Vias 15 are shown containing a thermally expansive substance, such as “via fill” 14, which in the prior art structure can include both cured material as well as thermally expansive material such as a volatile organic compound. The particular level of via fill 14 within vias 15 is merely illustrative; the level can range anywhere between full to empty.
  • In the prior art structure illustrated in FIG. 2, via [0037] fill 14 is primarily via capping material from via cap 17. However, via fill 14 can also include processing solvent residues. In addition, as mentioned earlier, via fill 14 can also include solder paste. As a result of an operation in which a solder paste material is applied to the upper surface 1 of PCB 12, solder paste 16 resides on lands 4 as well as within vias 15, where it constitutes a relatively minor part of via fill 14.
  • The lower side (as viewed in FIG. 2) of each via [0038] 15 has a via cap 17 to prevent via fill 14, such as solder paste, from running through the via. The via cap 17 can comprise epoxy, for example. Via cap materials typically require curing after their application to PCB 12. When these via cap materials are not fully cured, they can cause significant outgassing within via 15, thereby contributing to solder ball bridging, as will be discussed further below regarding FIG. 3. Via caps 17 not only cover the bottom openings of vias 15, but they also extend upward into vias 15.
  • [0039] IC package 20 comprises a plurality (only two of which are illustrated) of lands 21, to which are coupled contacts, bumps, or balls 22, each comprising an electrically conductive material such as solder. Solder balls 22 are of approximately the same shape, size, and pitch as lands 4. Solder balls 22 are aligned or “registered” with respect to lands 4.
  • In a subsequent reflow operation (to be described in FIG. 3 below), the package structure, comprising [0040] solder balls 22, lands 4, and vias 15, is heated substantially to the melting point or liquidus of the solder material. The purpose of the reflow operation is to cause solder balls 22 and the solder paste 16 on lands 4 to flow together, so that lands 21 of IC package 20 and lands 4 of substrate 12 become physically and electrically coupled upon cooling.
  • FIG. 3 shows the [0041] prior art PCB 12 shown in FIG. 2 being coupled to an IC package 20 during a solder reflow operation in which adjacent solder balls 22 are bridged due to outgassing of volatiles.
  • When the package structure, comprising [0042] IC package 20 and PCB 12, is subjected to heat during a reflow operation, solder balls 22 become molten. In addition, any VOCs in via fill 14 within vias 15 heat up and expand. The VOCs in via fill 14 in the lower portion of via 15 are prevented from exiting downwardly from the via 15 by via cap 17. Due to the presence of unevaporated thermally expansive material within the via fill 14 when the prior art structure is heated to the solder liquidus, the via fill 14 can outgas in large bubbles 23 within the overlying molten solder balls 22, causing solder balls 22 to expand laterally in a ballooning effect. When adjacent solder balls 22 touch, as shown at area 26, shorts result within the electrical paths of the electronic structure, and the electronic structure can experience operational faults or even total failure.
  • The geometry of the via-in-pad structure illustrated in FIG. 3 contributes to bridging of [0043] adjacent solder balls 22. Solder balls 22 strongly adhere to lands 21 on IC package 20 as well as to lands 4 on PCB 12. Moreover, solder balls 22 have a high surface tension that causes solder balls 22, although molten, to retain a substantially spherical shape. Because vias 15 are centered within lands 4, the balloons formed by molten solder balls 22 are fairly symmetrical, and their walls have a substantially uniform thickness that is considerably resistant to collapse.
  • FIG. 4 is a perspective view of a [0044] PCB 112, mask 102, and screener 103, in accordance with one embodiment of the invention.
  • A [0045] surface 100 of PCB 112 has a plurality of via-in-pad structures (only two of which are illustrated) each comprising a land 104 formed above and coupled to a via 115 (shown in dashed lines) having a hole 105.
  • [0046] Vias 115 can be of any type or cross-section, but in the embodiment shown they are circular. Vias 115 can extend partially into PCB 112 or entirely through PCB 112, depending upon how many layers of the PCB they are required to connect to.
  • In one embodiment, vias [0047] 115 are drilled. Vias 115 have a finished diameter that is slightly less than their drilled diameter. In one embodiment, the unfinished diameter of vias 115 is in the range of 0.33 to 0.38 millimeters (13 to 15 mils). After plating, the finished diameter of vias 115 is in the range of 0.25 to 0.33 millimeters (10 to 13 mils). The diameter of lands 104 is in the range of 0.61 to 0.71 millimeters (24 to 28 mils).
  • In a manner similar to that described above regarding FIG. 1, lands [0048] 104 on PCB 112 are coated with solder paste in preparation for joining with the corresponding solder balls of an IC package. To this end, mask 102 is positioned over surface 100 of PCB 112, and screener apparatus 103 dispenses solder paste through apertures 108 in mask 102 in the direction indicated by arrows 110. The solder paste normally comprises a combination of solder powder, flux, a suspension agent, and a solvent. After this operation, the solder paste is allowed to cure or harden, during which time some or all of the liquid components evaporate, depending upon a number of process variables.
  • In a similar fashion as mentioned earlier regarding the prior art structure shown in FIG. 1, other materials containing VOC's or other volatile liquid components can be applied to the [0049] surface 100 of PCB 112, whether through the use of a mask or not, before application of the solder paste as described above with reference to FIG. 4. For example, solder resist can be applied to define the areas of the surface 100 of PCB 112 where solder paste is to be retained, such as lands 104. Also, via caps (117, FIG. 6) positioned on the underside of vias 115, and extending upwards into vias 115, can comprise uncured volatile components that outgas significantly when subjected to solder reflow temperatures.
  • The volatile liquid components within the various materials that can be applied to the [0050] surface 100 of PCB 112 are thermally expansive substances, i.e. they expand when subjected to heat. As for the prior art structure discussed earlier, these volatile liquid components can be of any suitable type, and they often include volatile organic compounds (VOC's), such as polyglycol.
  • FIG. 5 is a diagrammatic top view of two [0051] lands 130 and 131, each having an off-center via 134 and 135, respectively, in accordance with one embodiment of the invention. Lands 130 and 131 represent any two adjacent lands from PCB 112, and they can be similar to or identical to lands 104 (FIG. 4). Although the lands on PCB 112 can be partitioned into at least two different groups, as illustrated in FIG. 9 and discussed below, lands 130 and 131 are assumed to be from the same group of lands. Land 130 comprises a via 134, and land 131 comprises a via 135.
  • [0052] Land 130 has a geometric center 132 and an edge 138. Likewise, land 131 has a geometric center 133 and an edge 139. Vias 134 and 135 have geometric centers 136 and 137, respectively.
  • Vias of [0053] adjacent lands 130 and 131 are formed at substantially the same offset distances 140 and 141, respectively, from the geometric centers of their respective lands. Also, the geometric centers of vias 135 and 136 of respective lands 130 and 131 are offset in substantially the same direction. In other words, the offsets 140 and 141 of vias 135 and 135, respectively, have substantially the same angle. For example, the geometric centers 136 and 137 of vias 130 and 131, respectively, are each offset from the geometric centers (132, 133) of their respective lands (130, 131) by ninety degrees (with reference to the Cartesian grid provided in FIG. 5 by X-axis 145 and Y-axis 146).
  • Although offset vias can be provided in pads or lands in a regular, orthogonal pattern, as shown in FIG. 5, the present invention is not to be construed as limited to such a pattern, and it can be implemented with many other types of patterns that have variations in any of the relevant variables which include but are not limited to land size, via size, relative and actual offset distance, offset angle, and pitch. [0054]
  • FIG. 6 is a cross-sectional view of the [0055] PCB 112 shown in FIG. 4 taken along line 150 of FIG. 4, and in addition a cross-sectional view of an IC package 120 aligned to be coupled to the PCB 112, in accordance with one embodiment of the invention. PCB 112 and IC package 120 form an electronic assembly that can be part of an electronic system.
  • As discussed earlier regarding the prior art structure illustrated in FIG. 2, vias [0056] 115 are shown containing a thermally expansive substance, such as “via fill” 114, which can include both cured material as well as thermally expansive material such as a volatile organic compound. The particular level of via fill 114 within vias 115 is merely illustrative; the level can range anywhere between full to empty.
  • In the embodiment shown in FIG. 6, via [0057] fill 114 is primarily via capping material from via cap 117. However, via fill 114 can also include processing solvent residues and solder paste. As a result of an operation in which a solder paste material is applied to the upper surface 100 of PCB 112, solder paste 116 resides on lands 104 as well as within vias 115, where it typically constitutes a relatively minor part of via fill 114.
  • The lower side (as viewed in FIG. 6) of each via [0058] 115 has a via cap 117 to prevent via fill 114, such as solder paste, from running out of the via. In one embodiment, via cap 117 can comprise epoxy, but in another embodiment it can comprise a blend of epoxy and acrylate. Via cap 117 can comprise a solder mask material that is partially or entirely cured through thermal and/or ultraviolet treatments. In the embodiment illustrated, via caps 117 not only cover the bottom openings of vias 115, but they also extend upward into vias 115.
  • [0059] IC package 120 comprises a plurality (only two of which are illustrated) of contacts, bumps, or balls 122, each comprising an electrically conductive material such as solder. Solder balls 122 are of approximately the same shape, size, and pitch as lands 104. Solder balls 122 are aligned or “registered” with respect to lands 104.
  • In a subsequent operation (described with reference to FIG. 7 below), the [0060] solder balls 122 and the lands 104, which have been coated with solder paste 116, are heated substantially to the melting point or liquidus of the solder material, so that balls 122 and the solder paste 116 on lands 104 flow together. This causes lands 121 of IC package 120 and lands 104 of PCB 112 to become physically and electrically coupled upon cooling.
  • FIG. 7 shows the [0061] PCB 112 of the present invention being coupled to an IC package 120 during a solder reflow operation in which adjacent solder balls are ballooning but not touching, in accordance with one embodiment of the invention.
  • When the package structure, comprising [0062] IC package 120 and PCB 112, is subjected to heat during a reflow operation, solder balls 122 become molten. In addition, any VOCs in via fill 114 within vias 115 heat up and expand. The VOCs in via fill 114 in the lower portion of via 115 are prevented from exiting downwardly from via 115 by via cap 119.
  • Due to the presence of unevaporated thermally expansive material within the via [0063] fill 114 when the package structure is heated to the solder liquidus, the via fill 114 can outgas in large bubbles 123 within the overlying molten solder balls 122, causing solder balls 122 to expand laterally in a ballooning effect. However, before adjoining solder balls 122 can touch, they vent some or all of the gases that are contained within bubbles 123 through the thinned wall segments 125 of solder ball 122s, causing solder balls 122 to substantially collapse, so that most if not all of the solder in solder balls 122 remains in place between lands 121 of IC package 120 and lands 104 of PCB 112.
  • The geometry of the via-in-pad structure illustrated in FIG. 7 contributes significantly to the early collapse of [0064] solder balls 122. As was discussed earlier regarding the prior art electronic structure illustrated in FIG. 3, solder balls 122 adhere strongly to lands 121 on IC package 120 as well as to lands 104 on PCB 120. As with the prior art example, solder balls 122 have a high surface tension that causes solder balls 122, although molten, to retain a substantially spherical shape.
  • However, because [0065] vias 115 are offset within lands 104, the balloons formed by molten solder balls 122 are asymmetrical. The wall segment 125 of solder ball 122 on the side where via 115 is closest to the edge of land 104 is thinner than the opposite wall of solder ball 122. This permits gasses to be vented more readily from the thinner wall segment 125 of solder ball 122. Thus these wall segments 125 of lands 104 have a strong propensity towards early collapse, before the solder balls 122 grow large enough to touch one another, or to break apart with sufficient force to cause a significant loss of solder material, or to cause shear stress or shock fatigue damage to lands 104.
  • FIG. 8 shows the [0066] PCB 112 of the present invention coupled to an IC package 120, in accordance with one embodiment of the invention.
  • As a direct consequence of [0067] vias 115 being offset within respective lands 104, solder balls 122 flow together with the solder paste 116 (FIG. 6) of corresponding lands 104, causing solder balls 122 to form high quality physical and electrical connections to lands 104. Even if outgassing should occur, its effect upon solder balls 122 is inconsequential, because solder balls 122 vent easily and collapse before adjacent solder balls 122 touch each other. The resulting electronic assembly achieves a significantly higher level of integrity and can be produced at a significantly lower cost.
  • FIG. 9 is a top view of an [0068] IC 20 overlying a portion of a substrate 112 having a plurality of lands 151, 161, 171, and 181 each having a respective off-center via 152, 162, 172, and 182, in accordance with one embodiment of the invention. In order to avoid the possibility of asymmetric surface tension forces in the molten solder balls (122, FIG. 7) pulling IC 20 away from proper registration with lands, such as lands 104 (FIG. 7), during the solder reflow operation, the lands for any IC are arranged in two groups, so that the surface tension forces are relatively equalized.
  • A simplified example is illustrated in FIG. 9, wherein one group of [0069] lands 151 is arranged on the left-hand side of dashed line 160, and another group of lands 161 is arranged on the right-hand side of dashed line 160. Lands 151 and 161, and vias 152 and 162, are shown in dashed outline, because they are beneath IC 20.
  • The [0070] vias 152 in lands 151 are offset in a direction away from dashed line 160. The vias 162 in lands 161 are offset in the opposite direction.
  • A similar arrangement holds for [0071] other lands 171 and 181 in the bottom portion of substrate 112, in that the vias 172 in lands 171 are offset in a direction away from dashed line 170, and the vias 182 in lands 181 are offset in the opposite direction. The centerline of an IC (not shown) to be mounted to the eight lands comprising four separate lands 171 and four separate lands 181 would be aligned approximately with dashed line 170, in order that asymmetric surface tension forces in its solder balls during a solder reflow operation do not cause the IC to slide to one side.
  • FIG. 10 is a flow diagram of a method of fabricating an electronic assembly that includes forming off-center vias in lands to inhibit adjacent solder balls from bridging, in accordance with one embodiment of the invention. The method begins at [0072] 200.
  • In [0073] 202, a plurality of lands are fabricated on a surface of a substrate such as a PCB. Each land has a geometric center and an edge, e.g. land 130 has a geometric center 132 and an edge 138 (FIG. 5).
  • In [0074] 204, a via is formed in each land. In one embodiment, the vias are formed by drilling; however, the scope of the invention is not limited to drilling, and any suitable process for forming vias can be used, such as punching, microperforation, ablation, laser blasting, etching, and so forth. Each via is formed with its geometric center (e.g. geometric center 136 of via 134, FIG. 5) in a region between the geometric center and the edge of a land (e.g. geometric center 132 and edge 138 of land 130, FIG. 5). In one embodiment, no vias are drilled or otherwise formed at the geometric center of a land. However, in other embodiments vias can be formed either off-center or on-center.
  • Subsequently to the unfinished vias being drilled or otherwise formed in the substrate, the interior walls of the vias are plated or otherwise coated with an electrically conductive material, such as copper. [0075]
  • Vias of adjacent lands (e.g. lands [0076] 130, 131, FIG. 5) are formed at substantially the same distance from the geometric centers of their respective lands (e.g. distances 140, 141, FIG. 5).
  • As was discussed regarding FIG. 9, the substrate comprises at least two groups of lands. The geometric centers of vias of adjacent lands within a group of lands are offset in substantially the same direction; i.e., the offsets of such vias from the geometric centers of the respective lands have substantially the same angle. For example, in FIG. 5, the [0077] geometric centers 136 and 137 of vias 130 and 131, respectively, are each offset from the geometric centers (132, 133) of the respective lands (130, 131) by ninety degrees. The grouping of lands having vias offset in the same direction is further illustrated in FIG. 9, wherein a group of lands 151 to the left of dashed line 160 has vias 152 offset towards the left, and another group of lands 161 to the right of dashed line 160 has vias 162 offset towards the right.
  • In [0078] 206, a material is applied over the surface (top and/or bottom) of the substrate, including the interior of some or all of the vias. The material comprises a thermally expansive substance. The thermally expansive substance can be of any type, including a volatile organic compound. The thermally expansive substance can be a constituent of a solder mask or solder resist material, or of a solder flux or solder paste, or of a via capping material, or of a processing solvent, or of any other material that can be applied to the substrate for any purpose prior to a heating operation. The thermally expansive substance can be applied to the upper and/or lower surface of the substrate.
  • In [0079] 208, an IC package having a plurality of contacts (e.g. solder balls in a ball grid array configuration) is aligned with respect to the lands on the substrate surface.
  • In [0080] 210, a heating operation (e.g. a solder reflow operation) is carried out in which the solder contacts and the lands are heated until they electrically and physically join. The method ends at 212.
  • The operations described above with respect to FIG. 10 can be performed in a different order from those described herein. For example, the lands could be formed after the vias are formed, for example, during the same operation when the interiors of the vias are coated with electrically conductive material. [0081]
  • [0082] PCB 112 can be any type of substrate on which electrical components can be mounted, such as a material formed of polyimide, a suitable organic material, silicon, glass, quartz, ceramic, and the like.
  • The electrical component in the [0083] package 120 that is mounted to PCB 112 can be of any type, such as an IC or other semiconductor device; a passive element such as an inductor, capacitor, or resistor; or any other kind of electrical or electronic device. If the electrical component in package 120 is an IC, it can be of any type, such as a microprocessor or microcontroller, memory circuit, application specific integrated circuit (ASIC), digital signal processor (DSP), a radio frequency circuit, an amplifier, a power converter, a filter, a clocking circuit, and the like.
  • Conclusion
  • The present invention provides significantly improved reliability of the solder connections between the electrical contacts of electronic components, such as surface mount technology components, e.g. ball grid array devices, and corresponding via-in-pad type lands on substrates, e.g., printed circuit boards. By forming the in-pad vias off-center from the geometric center of the lands, the force required for outgassing VOC's to escape ballooning solder balls is significantly lessened due to decreased surface tension and a thinner balloon wall nearer the closer sidewall of the via. This allows ballooning solder balls to vent volatile gasses more rapidly. As a result, the likelihood that adjoining solder balls can come into contact with each other is significantly reduced. Easier venting also enables a greater quantity of solder to remain in the solder joint between the IC package contacts and the substrate lands. This has the overall effect of providing stronger solder connections between the IC package and the substrate, thus ensuring greater reliability of the electronic assembly and of any electronic system incorporating such electronic assembly. [0084]
  • In addition, the present invention reduces shear stresses and shock fatigue in the vicinity of the via-in-pad, because ballooning solder balls vent easier and with less force, because volatile gasses do not have to overcome as high a surface tension in the surface of the solder ball. Again, this contributes to a more reliable electronic assembly. [0085]
  • As shown herein, the present invention can be implemented in a number of different embodiments, including a method for fabricating a substrate, a method for fabricating an electronic assembly, a substrate, an electronic assembly, and an electronic system. Other embodiments will be readily apparent to those of ordinary skill in the art. The elements, compositions, geometry, architecture, dimensions, and sequence of operations can all be varied to suit particular product and packaging requirements. [0086]
  • The various elements depicted in the drawings are merely representational and are not drawn to scale. Certain proportions thereof may be exaggerated, while others may be minimized. The drawings are intended to illustrate various implementations of the invention, which can be understood and appropriately carried out by those of ordinary skill in the art. [0087]
  • Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof. [0088]

Claims (30)

What is claimed is
1. A method comprising:
fabricating a plurality of lands on a surface of a substrate; and
forming an off-center via in each land.
2. The method recited in claim 1, wherein each land has a geometric center and an edge, wherein each via has a geometric center, and wherein each via is formed with its geometric center in a region between the geometric center and the edge of a land.
3. The method recited in claim 2, wherein the geometric centers of vias of adjacent lands are offset in substantially the same direction.
4. The method recited in claim 2, wherein in the forming operation the vias are formed by drilling, and wherein the vias are drilled in a region between the geometric center and the edge of a land.
5. The method recited in claim 4, wherein no via is drilled at the geometric center of a land
6. The method recited in claim 4, wherein vias of adjacent lands are drilled at substantially the same distance from the geometric centers of the respective lands, and wherein the offsets of such vias from the geometric centers of the respective lands have substantially the same angle.
7. A method comprising:
fabricating a plurality of lands on a surface of a substrate;
forming an off-center via in each land;
applying a material over the surface of the substrate, including the vias, the material comprising a thermally expansive substance;
aligning an integrated circuit package having contacts comprising electrically conductive material with respect to the lands; and
heating the electrically conductive material and the lands until they join.
8. The method recited in claim 7, wherein the contacts form a portion of a ball grid array.
9. The method recited in claim 7, wherein the material comprises a volatile organic compound.
10. The method recited in claim 7, wherein the material is from the group comprising a solder mask, a solder flux, a solder paste, a solvent, and a via cap.
11. The method recited in claim 7, wherein the electrically conductive material comprises solder.
12. The method recited in claim 7, wherein the contacts are solder balls.
13. The method recited in claim 7, wherein each land has a geometric center and an edge, wherein each via has a geometric center, and wherein each via is formed with its geometric center in a region between the geometric center and the edge of a land.
14. The method recited in claim 13, wherein the geometric centers of vias of adjacent lands are offset in substantially the same direction.
15. The method recited in claim 13, wherein in the forming operation the vias are formed by drilling, wherein each land has an edge, and wherein the vias are drilled in a region between the geometric center and the edge of a land.
16. The method recited in claim 15, wherein no via is drilled at the geometric center of a land.
17. The method recited in claim 7, wherein in the applying operation the thermally expansive substance is applied to the interiors of two adjacent vias, and wherein in the heating operation the thermally expansive substance residing in the two adjacent vias is inhibited from causing the associated contacts to be bridged when the lands and contacts are subjected to heat.
18. A substrate comprising a plurality of lands, each land having a geometric center, wherein each land has a via therein that is offset with respect to the geometric center of the land.
19. The substrate recited in claim 18, wherein each land has an edge, wherein each via has a geometric center, and wherein the geometric center of each via is in a region between the geometric center and the edge of its associated land.
20. The substrate recited in claim 19, wherein the geometric centers of vias of adjacent lands are offset in substantially the same direction.
21. An electronic assembly comprising:
an integrated circuit package; and
a substrate having a plurality of lands, each land having an offset via, and each land being aligned with respect to a contact of the integrated circuit package.
22. The electronic assembly recited in claim 21, wherein each via inhibits a thermally expansive substance residing in the vias from causing adjacent contacts of the integrated circuit package to be bridged when the lands and contacts are subjected to heat.
23. The electronic assembly recited in claim 22, wherein the thermally expansive substance comprises a volatile organic compound.
24. The electronic assembly recited in claim 22, wherein the thermally expansive substance comprises a volatile liquid that forms a portion of a material from the group consisting of a solder mask, a solder flux, a solder paste, a solvent, and a via cap.
25. The electronic assembly recited in claim 21, wherein the lands comprise a first group having vias offset in a first direction, and a second group having vias offset in a second direction.
26. The electronic assembly recited in claim 21, wherein each land has a geometric center and an edge, wherein each via has a geometric center, and wherein each via is formed with its geometric center in a region between the geometric center and the edge of a land.
27. The electronic assembly recited in claim 26, wherein the geometric centers of vias of adjacent lands are offset from the geometric centers of such lands in the same direction.
28. An electronic system comprising an electronic assembly having an integrated circuit package, and a substrate having a plurality of lands, each land being aligned with respect to a respective contact of the integrated circuit package and comprising an offset via.
29. The electronic system recited in claim 28, wherein each land has a geometric center and an edge, wherein each via has a geometric center, and wherein the geometric center of each via is in a region between the geometric center and the edge of a land.
30. The electronic system recited in claim 29, wherein the geometric centers of vias of adjacent lands are offset from the geometric centers of such lands in the same direction.
US09/751,614 2000-12-29 2000-12-29 Via-in-pad with off-center geometry Expired - Lifetime US6833615B2 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
US09/751,614 US6833615B2 (en) 2000-12-29 2000-12-29 Via-in-pad with off-center geometry
PCT/US2001/044721 WO2002054838A1 (en) 2000-12-29 2001-11-28 Via-in-pad with off-center geometry and methods of manufacture
CNB018215823A CN1284426C (en) 2000-12-29 2001-11-28 Via-in-pad with off-center geometry and method of manufacture
EP01273027A EP1346613B1 (en) 2000-12-29 2001-11-28 Via-in-pad with off-center geometry
AT01273027T ATE509510T1 (en) 2000-12-29 2001-11-28 CONTACT WITH CONTACT HOLE WITH ECCENTRIC GEOMETRY
JP2002555593A JP2005501393A (en) 2000-12-29 2001-11-28 Eccentric via-in pad and manufacturing method thereof
KR1020037008832A KR100603879B1 (en) 2000-12-29 2001-11-28 Via-In-Pad With Off-Center Geometry and Methods of Manufacture
MYPI20015604A MY130278A (en) 2000-12-29 2001-12-10 Via-in-pad with off-center geometry and methods of manufacture
US10/994,995 US7208348B2 (en) 2000-12-29 2004-11-22 Methods of fabricating a via-in-pad with off-center geometry

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/751,614 US6833615B2 (en) 2000-12-29 2000-12-29 Via-in-pad with off-center geometry

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/994,995 Division US7208348B2 (en) 2000-12-29 2004-11-22 Methods of fabricating a via-in-pad with off-center geometry

Publications (2)

Publication Number Publication Date
US20020084105A1 true US20020084105A1 (en) 2002-07-04
US6833615B2 US6833615B2 (en) 2004-12-21

Family

ID=25022776

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/751,614 Expired - Lifetime US6833615B2 (en) 2000-12-29 2000-12-29 Via-in-pad with off-center geometry
US10/994,995 Expired - Lifetime US7208348B2 (en) 2000-12-29 2004-11-22 Methods of fabricating a via-in-pad with off-center geometry

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/994,995 Expired - Lifetime US7208348B2 (en) 2000-12-29 2004-11-22 Methods of fabricating a via-in-pad with off-center geometry

Country Status (8)

Country Link
US (2) US6833615B2 (en)
EP (1) EP1346613B1 (en)
JP (1) JP2005501393A (en)
KR (1) KR100603879B1 (en)
CN (1) CN1284426C (en)
AT (1) ATE509510T1 (en)
MY (1) MY130278A (en)
WO (1) WO2002054838A1 (en)

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060185891A1 (en) * 2005-02-18 2006-08-24 Fujitsu Limited Printed board
US20070207632A1 (en) * 2006-03-03 2007-09-06 Fci Americas Technology, Inc. Midplane with offset connectors
US7762843B2 (en) 2006-12-19 2010-07-27 Fci Americas Technology, Inc. Shieldless, high-speed, low-cross-talk electrical connector
US20100237450A1 (en) * 2006-01-20 2010-09-23 Allegro Microsystems, Inc. Arrangements For An Integrated Sensor
US8267721B2 (en) 2009-10-28 2012-09-18 Fci Americas Technology Llc Electrical connector having ground plates and ground coupling bar
US8587901B1 (en) 2009-12-30 2013-11-19 Western Digital (Fremont), Llc Magnetic recording head slider comprising bond pad having a probe contact area and a solder contact area
US8616919B2 (en) 2009-11-13 2013-12-31 Fci Americas Technology Llc Attachment system for electrical connector
US8764464B2 (en) 2008-02-29 2014-07-01 Fci Americas Technology Llc Cross talk reduction for high speed electrical connectors
US20140238733A1 (en) * 2013-02-27 2014-08-28 Dell Products L.P. Systems and methods for frequency shifting resonance of an unused via in a printed circuit board
USD718253S1 (en) 2012-04-13 2014-11-25 Fci Americas Technology Llc Electrical cable connector
US8905651B2 (en) 2012-01-31 2014-12-09 Fci Dismountable optical coupling device
USD720698S1 (en) 2013-03-15 2015-01-06 Fci Americas Technology Llc Electrical cable connector
US8944831B2 (en) 2012-04-13 2015-02-03 Fci Americas Technology Llc Electrical connector having ribbed ground plate with engagement members
US20150092373A1 (en) * 2013-10-02 2015-04-02 Alcatel-Lucent Canada Inc. Mounting solution for components on a very fine pitch array
USD727268S1 (en) 2012-04-13 2015-04-21 Fci Americas Technology Llc Vertical electrical connector
USD727852S1 (en) 2012-04-13 2015-04-28 Fci Americas Technology Llc Ground shield for a right angle electrical connector
US9048583B2 (en) 2009-03-19 2015-06-02 Fci Americas Technology Llc Electrical connector having ribbed ground plate
USD733662S1 (en) 2013-01-25 2015-07-07 Fci Americas Technology Llc Connector housing for electrical connector
USD746236S1 (en) 2012-07-11 2015-12-29 Fci Americas Technology Llc Electrical connector housing
US9257778B2 (en) 2012-04-13 2016-02-09 Fci Americas Technology High speed electrical connector
US9277649B2 (en) 2009-02-26 2016-03-01 Fci Americas Technology Llc Cross talk reduction for high-speed electrical connectors
US9543703B2 (en) 2012-07-11 2017-01-10 Fci Americas Technology Llc Electrical connector with reduced stack height
US10935612B2 (en) 2018-08-20 2021-03-02 Allegro Microsystems, Llc Current sensor having multiple sensitivity ranges
US11567108B2 (en) 2021-03-31 2023-01-31 Allegro Microsystems, Llc Multi-gain channels for multi-range sensor

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6833615B2 (en) * 2000-12-29 2004-12-21 Intel Corporation Via-in-pad with off-center geometry
US6441486B1 (en) * 2001-03-19 2002-08-27 Texas Instruments Incorporated BGA substrate via structure
TWI222192B (en) * 2003-09-04 2004-10-11 Advanced Semiconductor Eng Substrate with net structure
US7206196B2 (en) * 2003-09-15 2007-04-17 Intel Corporation Computer system with detachable display
US7326859B2 (en) * 2003-12-16 2008-02-05 Intel Corporation Printed circuit boards having pads for solder balls and methods for the implementation thereof
KR100541655B1 (en) * 2004-01-07 2006-01-11 삼성전자주식회사 Package circuit board and package using thereof
JP4211986B2 (en) * 2004-12-02 2009-01-21 パナソニック株式会社 Printed circuit board and printed circuit board design method, IC package connection terminal design method, and IC package connection method
TWI281367B (en) * 2005-02-04 2007-05-11 Lite On Technology Corp Printed circuit board and forming method thereof
JP2006303173A (en) * 2005-04-20 2006-11-02 Mitsubishi Electric Corp Circuit board device and manufacturing method therefor
US7461771B2 (en) * 2005-04-22 2008-12-09 Hewlett-Packard Development Company, L.P. Method of treating and probing a via
US7371673B2 (en) * 2005-05-17 2008-05-13 Texas Instruments Incorporated Method and apparatus for attaching an IC package to a PCB assembly
US7772115B2 (en) * 2005-09-01 2010-08-10 Micron Technology, Inc. Methods for forming through-wafer interconnects, intermediate structures so formed, and devices and systems having at least one solder dam structure
CN100527917C (en) * 2005-11-23 2009-08-12 比亚迪股份有限公司 A manufacturing method of pad on circuit board substrate and pad
US20080012099A1 (en) * 2006-07-11 2008-01-17 Shing Yeh Electronic assembly and manufacturing method having a reduced need for wire bonds
US20080067665A1 (en) * 2006-09-20 2008-03-20 Azniza Binti Abd Aziz Via structure
US7714430B2 (en) * 2006-09-28 2010-05-11 Intel Corporation Substrate with lossy material insert
WO2008057598A2 (en) * 2006-11-08 2008-05-15 Mentor Graphics Corporation Alternating via fanout patterns
US8103988B2 (en) * 2006-11-08 2012-01-24 Mentor Graphics Corporation Use of breakouts in printed circuit board designs
KR100791009B1 (en) * 2007-01-10 2008-01-04 삼성전자주식회사 Print circuit board capable of void control during surface mounting process
US7422444B1 (en) 2007-02-28 2008-09-09 Fci Americas Technology, Inc. Orthogonal header
US20080230901A1 (en) * 2007-03-20 2008-09-25 International Business Machines Corporation Structure for controlled collapse chip connection with displaced captured pads
US7812438B2 (en) * 2008-01-07 2010-10-12 International Business Machines Corporation Via offsetting to reduce stress under the first level interconnect (FLI) in microelectronics packaging
TWM339185U (en) * 2008-01-15 2008-08-21 Wintek Corp Bend prevention structure for connection terminal of FPC
US20090188710A1 (en) * 2008-01-30 2009-07-30 Cisco Technology, Inc. System and method for forming filled vias and plated through holes
JP2010045246A (en) * 2008-08-14 2010-02-25 Fujitsu Ltd Board unit and method for manufacturing the same
US8378230B2 (en) * 2009-07-23 2013-02-19 Ibiden Co., Ltd. Printed wiring board and method for manufacturing the same
JP5307669B2 (en) * 2009-09-09 2013-10-02 東京エレクトロン株式会社 Method for manufacturing semiconductor device and method for obtaining electrical connection
US8298929B2 (en) * 2010-12-03 2012-10-30 International Business Machines Corporation Offset solder vias, methods of manufacturing and design structures
US8759689B2 (en) * 2011-01-04 2014-06-24 Alcatel Lucent Land pattern for 0201 components on a 0.8 mm pitch array
US20120298406A1 (en) * 2011-05-23 2012-11-29 International Business Machines Corporation Reduced stress gull wing solder joints for printed wiring board connections
US8629557B2 (en) 2012-03-08 2014-01-14 International Business Machines Corporation Structures and methods for detecting solder wetting of pedestal sidewalls
CN103858525A (en) * 2012-11-15 2014-06-11 华为技术有限公司 Printed circuit board, component and circuit assembly
CN103983809A (en) * 2013-02-08 2014-08-13 辉达公司 PCB and online testing structure thereof, and manufacturing method of online testing structure
CN104051389B (en) * 2013-03-12 2018-05-15 台湾积体电路制造股份有限公司 Stacked package part with through hole on pad connector
US9806053B2 (en) 2013-10-11 2017-10-31 Mediatek Inc. Semiconductor package
US9392696B2 (en) 2013-10-11 2016-07-12 Mediatek Inc. Semiconductor package
US9147664B2 (en) 2013-10-11 2015-09-29 Mediatek Inc. Semiconductor package
US10163767B2 (en) 2013-10-11 2018-12-25 Mediatek Inc. Semiconductor package
US9040316B1 (en) * 2014-06-12 2015-05-26 Deca Technologies Inc. Semiconductor device and method of adaptive patterning for panelized packaging with dynamic via clipping
CN104394646A (en) 2014-11-28 2015-03-04 京东方科技集团股份有限公司 Printed circuit board, ball grid array package and wiring method of printed circuit board
FR3046902B1 (en) * 2016-01-20 2021-05-07 Valeo Systemes De Controle Moteur ELECTRONIC CARD INTENDED TO RECEIVE AN ELECTRONIC COMPONENT
CN107172809A (en) * 2017-06-08 2017-09-15 冯俊谊 A kind of BGA welding methods
US10090271B1 (en) 2017-06-28 2018-10-02 International Business Machines Corporation Metal pad modification
US10729050B2 (en) 2017-11-16 2020-07-28 Seagate Technology Llc Fine pitch component placement on printed circuit boards
KR102467030B1 (en) 2018-01-17 2022-11-14 삼성전자주식회사 Semiconductor package and semiconductor apparatus comprising the same
KR20220056296A (en) 2020-10-27 2022-05-06 삼성전자주식회사 Semiconductor package and method of manufacturing the semiconductor package
US11844176B2 (en) 2021-06-24 2023-12-12 Samsung Electronics Co., Ltd. Printed circuit board
CN113936545B (en) * 2021-10-15 2024-01-16 业成科技(成都)有限公司 Backlight module and manufacturing method thereof

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5489750A (en) * 1993-03-11 1996-02-06 Matsushita Electric Industrial Co., Ltd. Method of mounting an electronic part with bumps on a circuit board
US5535101A (en) * 1992-11-03 1996-07-09 Motorola, Inc. Leadless integrated circuit package
US5591941A (en) * 1993-10-28 1997-01-07 International Business Machines Corporation Solder ball interconnected assembly
US5706178A (en) * 1995-12-20 1998-01-06 Intel Corporation Ball grid array integrated circuit package that has vias located within the solder pads of a package
US5784262A (en) * 1995-11-06 1998-07-21 Symbios, Inc. Arrangement of pads and through-holes for semiconductor packages
US5815374A (en) * 1996-09-30 1998-09-29 International Business Machines Corporation Method and apparatus for redirecting certain input/output connections of integrated circuit chip configurations
US5875102A (en) * 1995-12-20 1999-02-23 Intel Corporation Eclipse via in pad structure
US5936848A (en) * 1995-12-20 1999-08-10 Intel Corporation Electronics package that has a substrate with an array of hollow vias and solder balls that are eccentrically located on the vias
US5936309A (en) * 1997-10-23 1999-08-10 Samsung Electronics Co., Ltd. Mounted structure of printed circuit board in semiconductor package
US6414248B1 (en) * 2000-10-04 2002-07-02 Honeywell International Inc. Compliant attachment interface
US6429389B1 (en) * 2000-11-15 2002-08-06 Intel Corporation Via-in-pad apparatus and methods
US6622905B2 (en) * 2000-12-29 2003-09-23 Intel Corporation Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2296988A1 (en) * 1974-12-31 1976-07-30 Ibm France IMPROVEMENT OF THE MANUFACTURING PROCESSES OF A CERAMIC MULTILAYER CIRCUIT MODULE
US5425816A (en) * 1991-08-19 1995-06-20 Spectrolab, Inc. Electrical feedthrough structure and fabrication method
US5315485A (en) * 1992-09-29 1994-05-24 Mcnc Variable size capture pads for multilayer ceramic substrates and connectors therefor
US5464682A (en) * 1993-12-14 1995-11-07 International Business Machines Corporation Minimal capture pads applied to ceramic vias in ceramic substrates
JPH0883975A (en) 1994-09-14 1996-03-26 Ricoh Co Ltd Printed-wiring board
JPH08288658A (en) 1995-04-18 1996-11-01 Mitsubishi Electric Corp Printed wiring board for bga package mount
US6534872B1 (en) 1998-10-13 2003-03-18 Sun Microsystems, Inc. Apparatus and system with increased signal trace routing options in printed wiring boards and integrated circuit packaging
JP2000174410A (en) 1998-12-08 2000-06-23 Denso Corp Structure and method for mounting electronic component
JP3742732B2 (en) 1998-12-18 2006-02-08 シャープ株式会社 Mounting board and mounting structure
US6833615B2 (en) * 2000-12-29 2004-12-21 Intel Corporation Via-in-pad with off-center geometry

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5535101A (en) * 1992-11-03 1996-07-09 Motorola, Inc. Leadless integrated circuit package
US5489750A (en) * 1993-03-11 1996-02-06 Matsushita Electric Industrial Co., Ltd. Method of mounting an electronic part with bumps on a circuit board
US5591941A (en) * 1993-10-28 1997-01-07 International Business Machines Corporation Solder ball interconnected assembly
US5784262A (en) * 1995-11-06 1998-07-21 Symbios, Inc. Arrangement of pads and through-holes for semiconductor packages
US5936848A (en) * 1995-12-20 1999-08-10 Intel Corporation Electronics package that has a substrate with an array of hollow vias and solder balls that are eccentrically located on the vias
US5706178A (en) * 1995-12-20 1998-01-06 Intel Corporation Ball grid array integrated circuit package that has vias located within the solder pads of a package
US5796589A (en) * 1995-12-20 1998-08-18 Intel Corporation Ball grid array integrated circuit package that has vias located within the solder pads of a package
US5875102A (en) * 1995-12-20 1999-02-23 Intel Corporation Eclipse via in pad structure
US5815374A (en) * 1996-09-30 1998-09-29 International Business Machines Corporation Method and apparatus for redirecting certain input/output connections of integrated circuit chip configurations
US5936309A (en) * 1997-10-23 1999-08-10 Samsung Electronics Co., Ltd. Mounted structure of printed circuit board in semiconductor package
US6414248B1 (en) * 2000-10-04 2002-07-02 Honeywell International Inc. Compliant attachment interface
US6429389B1 (en) * 2000-11-15 2002-08-06 Intel Corporation Via-in-pad apparatus and methods
US6622905B2 (en) * 2000-12-29 2003-09-23 Intel Corporation Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias

Cited By (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7342182B2 (en) * 2005-02-18 2008-03-11 Fujitsu Limited Printed board
US20060185891A1 (en) * 2005-02-18 2006-08-24 Fujitsu Limited Printed board
US8629520B2 (en) * 2006-01-20 2014-01-14 Allegro Microsystems, Llc Arrangements for an integrated sensor
US8952471B2 (en) 2006-01-20 2015-02-10 Allegro Microsystems, Llc Arrangements for an integrated sensor
US20100237450A1 (en) * 2006-01-20 2010-09-23 Allegro Microsystems, Inc. Arrangements For An Integrated Sensor
US10069063B2 (en) 2006-01-20 2018-09-04 Allegro Microsystems, Llc Integrated circuit having first and second magnetic field sensing elements
US9082957B2 (en) 2006-01-20 2015-07-14 Allegro Microsystems, Llc Arrangements for an integrated sensor
US9859489B2 (en) 2006-01-20 2018-01-02 Allegro Microsystems, Llc Integrated circuit having first and second magnetic field sensing elements
US20070207632A1 (en) * 2006-03-03 2007-09-06 Fci Americas Technology, Inc. Midplane with offset connectors
US7762843B2 (en) 2006-12-19 2010-07-27 Fci Americas Technology, Inc. Shieldless, high-speed, low-cross-talk electrical connector
US8678860B2 (en) 2006-12-19 2014-03-25 Fci Americas Technology Llc Shieldless, high-speed, low-cross-talk electrical connector
US8382521B2 (en) 2006-12-19 2013-02-26 Fci Americas Technology Llc Shieldless, high-speed, low-cross-talk electrical connector
US8096832B2 (en) 2006-12-19 2012-01-17 Fci Americas Technology Llc Shieldless, high-speed, low-cross-talk electrical connector
US8764464B2 (en) 2008-02-29 2014-07-01 Fci Americas Technology Llc Cross talk reduction for high speed electrical connectors
US9277649B2 (en) 2009-02-26 2016-03-01 Fci Americas Technology Llc Cross talk reduction for high-speed electrical connectors
US9048583B2 (en) 2009-03-19 2015-06-02 Fci Americas Technology Llc Electrical connector having ribbed ground plate
US10720721B2 (en) 2009-03-19 2020-07-21 Fci Usa Llc Electrical connector having ribbed ground plate
US10096921B2 (en) 2009-03-19 2018-10-09 Fci Usa Llc Electrical connector having ribbed ground plate
US9461410B2 (en) 2009-03-19 2016-10-04 Fci Americas Technology Llc Electrical connector having ribbed ground plate
US8267721B2 (en) 2009-10-28 2012-09-18 Fci Americas Technology Llc Electrical connector having ground plates and ground coupling bar
US8616919B2 (en) 2009-11-13 2013-12-31 Fci Americas Technology Llc Attachment system for electrical connector
US8587901B1 (en) 2009-12-30 2013-11-19 Western Digital (Fremont), Llc Magnetic recording head slider comprising bond pad having a probe contact area and a solder contact area
US9390737B1 (en) 2009-12-30 2016-07-12 Western Digital (Fremont), Llc Method of manufacturing a magnetic recording head slider comprising bond pad having a probe contact area and a solder contact area
US8905651B2 (en) 2012-01-31 2014-12-09 Fci Dismountable optical coupling device
US9831605B2 (en) 2012-04-13 2017-11-28 Fci Americas Technology Llc High speed electrical connector
USD816044S1 (en) 2012-04-13 2018-04-24 Fci Americas Technology Llc Electrical cable connector
US8944831B2 (en) 2012-04-13 2015-02-03 Fci Americas Technology Llc Electrical connector having ribbed ground plate with engagement members
USD727268S1 (en) 2012-04-13 2015-04-21 Fci Americas Technology Llc Vertical electrical connector
USD748063S1 (en) 2012-04-13 2016-01-26 Fci Americas Technology Llc Electrical ground shield
US9257778B2 (en) 2012-04-13 2016-02-09 Fci Americas Technology High speed electrical connector
USD750025S1 (en) 2012-04-13 2016-02-23 Fci Americas Technology Llc Vertical electrical connector
USD750030S1 (en) 2012-04-13 2016-02-23 Fci Americas Technology Llc Electrical cable connector
USD727852S1 (en) 2012-04-13 2015-04-28 Fci Americas Technology Llc Ground shield for a right angle electrical connector
USD790471S1 (en) 2012-04-13 2017-06-27 Fci Americas Technology Llc Vertical electrical connector
USD718253S1 (en) 2012-04-13 2014-11-25 Fci Americas Technology Llc Electrical cable connector
US9543703B2 (en) 2012-07-11 2017-01-10 Fci Americas Technology Llc Electrical connector with reduced stack height
USD751507S1 (en) 2012-07-11 2016-03-15 Fci Americas Technology Llc Electrical connector
USD746236S1 (en) 2012-07-11 2015-12-29 Fci Americas Technology Llc Electrical connector housing
US9871323B2 (en) 2012-07-11 2018-01-16 Fci Americas Technology Llc Electrical connector with reduced stack height
USD766832S1 (en) 2013-01-25 2016-09-20 Fci Americas Technology Llc Electrical connector
USD745852S1 (en) 2013-01-25 2015-12-22 Fci Americas Technology Llc Electrical connector
USD772168S1 (en) 2013-01-25 2016-11-22 Fci Americas Technology Llc Connector housing for electrical connector
USD733662S1 (en) 2013-01-25 2015-07-07 Fci Americas Technology Llc Connector housing for electrical connector
US20140238733A1 (en) * 2013-02-27 2014-08-28 Dell Products L.P. Systems and methods for frequency shifting resonance of an unused via in a printed circuit board
US10126110B2 (en) 2013-02-27 2018-11-13 Dell Products L.P. Systems and methods for frequency shifting resonance of an unused via in a printed circuit board
US10605585B2 (en) 2013-02-27 2020-03-31 Dell Products L.P. Systems and methods for frequency shifting resonance of an unused via in a printed circuit board
US9024208B2 (en) * 2013-02-27 2015-05-05 Dell Products L.P. Systems and methods for frequency shifting resonance of an unused via in a printed circuit board
USD720698S1 (en) 2013-03-15 2015-01-06 Fci Americas Technology Llc Electrical cable connector
US20150092373A1 (en) * 2013-10-02 2015-04-02 Alcatel-Lucent Canada Inc. Mounting solution for components on a very fine pitch array
US10935612B2 (en) 2018-08-20 2021-03-02 Allegro Microsystems, Llc Current sensor having multiple sensitivity ranges
US11567108B2 (en) 2021-03-31 2023-01-31 Allegro Microsystems, Llc Multi-gain channels for multi-range sensor

Also Published As

Publication number Publication date
CN1284426C (en) 2006-11-08
CN1484934A (en) 2004-03-24
KR100603879B1 (en) 2006-07-24
KR20030067738A (en) 2003-08-14
EP1346613A1 (en) 2003-09-24
US7208348B2 (en) 2007-04-24
MY130278A (en) 2007-06-29
US6833615B2 (en) 2004-12-21
EP1346613B1 (en) 2011-05-11
JP2005501393A (en) 2005-01-13
US20050090040A1 (en) 2005-04-28
ATE509510T1 (en) 2011-05-15
WO2002054838A1 (en) 2002-07-11

Similar Documents

Publication Publication Date Title
US7208348B2 (en) Methods of fabricating a via-in-pad with off-center geometry
US6509530B2 (en) Via intersect pad for electronic components and methods of manufacture
US5875102A (en) Eclipse via in pad structure
US5796589A (en) Ball grid array integrated circuit package that has vias located within the solder pads of a package
US7024764B2 (en) Method of making an electronic package
US7173342B2 (en) Method and apparatus for reducing electrical interconnection fatigue
US7087988B2 (en) Semiconductor packaging apparatus
US6400018B2 (en) Via plug adapter
US6514845B1 (en) Solder ball contact and method
US20070176300A1 (en) Wiring board and semiconductor apparatus
JP2919456B2 (en) Printed circuit board mounting structure of semiconductor package
US6969674B2 (en) Structure and method for fine pitch flip chip substrate
US5541368A (en) Laminated multi chip module interconnect apparatus
US6395995B1 (en) Apparatus for coupling integrated circuit packages to bonding pads having vias
US6828512B2 (en) Apparatus and methods for interconnecting components to via-in-pad interconnects
JP2004349714A (en) Integrated circuit package
US6429389B1 (en) Via-in-pad apparatus and methods
US6927346B2 (en) Surface mount technology to via-in-pad interconnections
JP2000260818A (en) Printed wiring assembly
JPH08181239A (en) Circuit board for mounting flip-chip
JP2007027242A (en) Substrate
JPH1050931A (en) Semiconductor device and manufacture thereof
JP2000307212A (en) Wiring board and its manufacture

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GENG, PHIL;JOY, STEPHEN C.;REEL/FRAME:011802/0781;SIGNING DATES FROM 20010226 TO 20010502

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: NUMONYX B.V., SWITZERLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:027545/0480

Effective date: 20080325

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NUMONYX B.V.;REEL/FRAME:027632/0001

Effective date: 20111122

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731