US20020103005A1 - Combination personal data assistant and personal computing system dynamic memory reclamation - Google Patents

Combination personal data assistant and personal computing system dynamic memory reclamation Download PDF

Info

Publication number
US20020103005A1
US20020103005A1 US09/770,162 US77016201A US2002103005A1 US 20020103005 A1 US20020103005 A1 US 20020103005A1 US 77016201 A US77016201 A US 77016201A US 2002103005 A1 US2002103005 A1 US 2002103005A1
Authority
US
United States
Prior art keywords
messages
pda
memory array
clearing
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/770,162
Inventor
La Vaughn Watts
Nobuyuki Sato
Gary Huber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dell Products LP
Original Assignee
Dell Products LP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dell Products LP filed Critical Dell Products LP
Priority to US09/770,162 priority Critical patent/US20020103005A1/en
Assigned to DELL PRODUCTS, L.P. reassignment DELL PRODUCTS, L.P. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUBER, GARY DOUGLAS, SATO, NOBUYUKI ALBERT, WATTS, LA VAUGHN F., JR.
Publication of US20020103005A1 publication Critical patent/US20020103005A1/en
Priority to US12/754,002 priority patent/US8170610B2/en
Priority to US13/458,500 priority patent/US8331985B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/20Information retrieval; Database structures therefor; File system structures therefor of structured data, e.g. relational data
    • G06F16/27Replication, distribution or synchronisation of data between databases or within a distributed database system; Distributed database system architectures therefor
    • G06F16/273Asynchronous replication or reconciliation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • This invention relates generally to a computing system and more particularly to a mobile computing system integrating dissimilar computing architectures and receiving messages and files, with the messages and files arranged to conserve memory space with minimal user intervention.
  • the mobile Personal Computer (PC) system is a fully functional data processing system, typically having the same functionality as a desktop PC or a workstation PC.
  • the mobile PC system (PC system) can run under any number of standard operating systems (OS), such as one of the releases of Windows® by the Microsoft Corporation.
  • OS standard operating systems
  • the batteries of the PC system must be recharged after a relatively short time, typically in the order of a few hours.
  • the quest for lighter and more compact portable units have tended to reduce the space allocated to the batteries so that time between charging of the batteries has not been significantly improved.
  • the batteries used in the PC system are capable of relatively rapid charging.
  • the OS needed for the PC system requires a relatively long time from the activation of the power switch to the time when the processing system is available for actual computation.
  • the PC system has remarkable flexibility and can provide processing capability of extraordinary power.
  • PC systems also have great memory capacity, having disk drives that can store significant amounts of information.
  • PDA personal digital assistant
  • OS operating systems
  • Windows® Windows®
  • PDA systems are relatively small in physical size and can perform a variety of useful functions such as arrange calendars; schedule appointments; send and receive e-mail; provide presentations; create documents; and provide communications.
  • the PDA OS can permit exchange of files between the PDA systems and a PC system with Microsoft Windows® files. While the reduced functionality can be a disadvantage of the PDA system, the PDA vsystem has several advantages. An advantage is the time between charging of the batteries can be greatly extended, a result of the reduced functionality and the absence of disk storage units.
  • the PDA system has its memory loaded in a memory circuit, such as a flash memory, which allows the PDA system to become active much quicker than a PC system. This memory, however, has limited capacity and can quickly be filled up.
  • the computing architecture would have the feature of an expanded time between battery charges.
  • Another feature of the computing architecture would be the ability to continually receive incoming messages such as email and store messages until a user reads the messages.
  • Yet another feature would be provide for a computing architecture that archives messages and allows incoming messages to be continually received with minimal user intervention.
  • a mobile computing architecture that includes a PC system and a pDA system which independently have access to a communication device, allowing either system to communicate and receive messages regardless of the active state of the other System.
  • the PC system is deactivated or placed in a suspend state while the PDA system continues to receive messages.
  • the memory of the PDA system is filled with new non-synchronized messages, synchronized messages in the PDA memory are automatically deleted.
  • the PC system can be activated to synchronize messages, archive messages, and clear messages in order to free up space for incoming messages. The user may also be informed to read new messages and take action to free up space.
  • FIG. 1 illustrates a block diagram of a personal computer (PC) system.
  • FIG. 2 illustrates a block diagram of a personal digital assistant (PDA) system.
  • PDA personal digital assistant
  • FIG. 3 illustrates a combined PC and PDA computing architecture.
  • FIG. 4 illustrates a combined PC and PDA computing architecture that provides communication access to either the PC system or the PDA system.
  • FIG. 5A illustrates a memory array for a PDA system synchronized to a memory array for a PC system.
  • FIG. 5B illustrates filled memory arrays for the PC system and the PDA system.
  • FIG. 5C illustrates cleared and empty records of memory arrays for the PC system and the PDA system.
  • FIG. 5D illustrates a PDA memory array and a PC memory with synchronized and non-synchronized records.
  • FIG. 5E illustrates a PDA memory array 500 with free space and an empty PC memory array 530 .
  • FIG. 1 illustrated is a block diagram of a PC system.
  • the PC system of FIG. 1 is typical of systems based on the Intel Pentium® and equivalent type processors.
  • a PC CPU 100 is connected by a bus 115 to a north bridge controller 105 .
  • Bus 115 typically is a peripheral component interconnect (PCI) bus.
  • the north bridge controller 105 interfaces to a system memory 125 .
  • Between the system memory 125 and the north bridge controller 105 is a cache memory 135 .
  • the cache memory 135 is used as “temporary” memory, particularly in displaying information to a user.
  • From the north bridge controller 105 is a south bridge controller 110 used to interface to peripheral or input output ( 10 ) devices.
  • a bus 120 connects the north bridge controller 105 to the south bridge controller 110 .
  • the bus 120 is also typically a PCI bus.
  • From the south bridge controller a bus 130 connects peripheral or 10 devices.
  • Bus 130 can be a PCI bus.
  • FIG. 2 illustrated is a block diagram of a PDA system.
  • a PDA CPU 200 interfaces to a companion processor 205 .
  • the companion processor 205 handles interfacing to peripherals and to a system memory 210 .
  • From the companion processor 205 is a bus 215 .
  • Bus 215 can be a low pin count (LPC) bus and communicate to peripherals and 10 devices.
  • LPC low pin count
  • FIG. 3 illustrated is a combined PC and PDA computing architecture.
  • a PC system 300 is connected to a switch 310 by a bus 345 .
  • the bus 345 can be an LPC bus.
  • the switch 310 is connected to a PDA system 305 by a bus 350 .
  • the bus 350 can also be an LPC bus.
  • Either the PC system 300 or the PDA system 305 can have control over the common peripherals and 10 devices, including a display 320 .
  • the switch 310 isolates either the PC system 300 or the PDA system 305 , placing one of the systems in control of the entire computer system. Input and output control is conducted through a serial or super input output controller (SIO) 325 .
  • SIO serial or super input output controller
  • the SIO 325 is connected to the PDA system 305 by the bus 350 and another bus 355 .
  • Bus 350 allows the PC system 300 to interface to the SIO 325 and the PDA system 305 , with the PC system 300 acting as a “master” device and the PDA system 305 as a “slave.”
  • the PDA system 305 communicates to the S10 325 by a bus 355 .
  • the bus 355 can be an LPC bus.
  • the S10 325 provides video control to the display 320 by bus 335 when either the PC system 300 or the PDA system 305 is in control.
  • the PDA system 305 provides video content by way of bus 340 .
  • Video content is provided by way of bus 330 .
  • Other embodiments of the architecture can include providing a separate and independent connection by way of busses to other common devices from the PC system 300 and the PDA system 305 .
  • Common devices can include wireless communication technologies.
  • FIG. 4 illustrated is a combined PC and PDA computing architecture that provides communication access to either the PC system or the PDA system.
  • the south bridge controller can directly connect to a communication device 400 by the PCI bus 130 .
  • the companion processor 205 can be connected to the communication device 400 by the LPC bus 215 .
  • This computing architecture allows either the PC system or the PDA system to have access to communication, in particular wireless technology. Access by either the PC system or the PDA system is possible, regardless of the active status of either system. Therefore if the PDA system is off, the PC system is able to receive messages such as email. If the PC system is off, the PDA system is able to receive messages.
  • the PC system 300 and the PDA system 305 are connected by the bus 345 and the bus 350 , and are able to exchange data between their respective memory. Further the connection allows both systems to synchronize messages that are received and eventually archived in the memory of the PC system 300 or the PDA system 305 . Considering the limited memory capacity of the PDA system 305 , archiving messages would best be undertaken by the PC system 300 with its significantly larger memory.
  • FIG. 5A illustrated is a memory array for a PDA system synchronized to a memory array for a PC system.
  • a PDA memory array 500 has several records for messages such as email or information.
  • a PC memory array 530 has corresponding records to store or refer to messages or information. The records of the memory arrays may be read or unread by a user.
  • the PC memory array 530 may be a separate logical or physical device to the PC system hard drive (permanent storage unit). Therefore in certain embodiments, the PDA memory array 500 is synchronized directly to the PC system hard drive.
  • the PC system with its large capacity storage has the ability to clear records in its memory array 530 and place messages in its hard drive. Since the PDA memory array 500 and PC memory array 530 are synchronized whenever the PC memory array 530 retrieves messages from the hard drive, the PDA memory array 500 is able to read the messages.
  • “Record 1” 512 of PDA memory array 500 is synchronized to “Record 1 ” 532 of PC memory array 530 . Going down each memory array, “Record 2” 514 is synchronized to “Record 2” 534 ; “Record N” 516 is synchronized to “Record N” 536 ; and “Record N+1” 518 is synchronized to “Record N+1” 538 .
  • a direct one to one correspondence of each record of the respective memory arrays of the PDA and PC system is made available.
  • “Record N+1” 518 of PDA memory array 500 is empty and available to receive a new message, therefore “Record N+1” 538 the corresponding record of PC memory array 530 is also empty.
  • “Record N+P” 520 and “Record N+P” 540 are also empty.
  • the records that are empty are not synchronized until a message is received or placed in the corresponding record of the other system's memory array.
  • the memory array of the respective systems are filled from the first record to the last, in this case the last record is “Record N+P” 520 of PDA memory array 500 and “Record N+P” 540 of PC memory array 530 .
  • FIG. 5B illustrated are filled memory arrays for the PC system and the PDA system. As messages are received by either system the memory arrays fill up until the end of memory (EOM) of each array is reached.
  • EOM end of memory
  • the EOM 522 is after “Record N+P” 520
  • the EOM 630 is after “Record N+P” 542 .
  • the record arrays In order to receive new messages such as email, the record arrays must be cleared. Now referring to FIG. 5C illustrated are cleared and empty records of memory arrays for the PC system and the PDA system.
  • the first records such as “Record 1” 512 , “Record 1” 532 , “Record 2” 514 , and “Record 2” 534 are cleared and emptied to provide for incoming messages.
  • the records are deleted after the old messages that occupied the records are placed in the hard drive of the PC system. With the empty records, new messages may be received by either system then the filled records are synchronized with corresponding records of the memory array of the other system.
  • the computing architecture When the PC system is active, the computing architecture is able to determine when the memory arrays are completely filled and all records are occupied.
  • the PC system can request that the user archive into the hard disk selected records, delete those selected records from the memory arrays, thus providing empty records in which new messages can be received.
  • An alternative method would be to automatically, without user intervention, archive and delete the oldest records first.
  • FIG. 5D illustrated are a PDA memory array and a PC memory With synchronized and non-synchronized records.
  • the PC system When the PC system is inactive, the PDA system continues to receive messages and its records are filled with the messages. Since the PC system is inactive, the records of PC memory array 530 that correspond to records of PDA memory array 500 that are filled with new messages are not synchronized. “Record 1” 512 of PDA memory array 500 is not synchronized to “Record 1” 532 of PC memory array 530 . Therefore “Record 1” 532 is “empty” and contains no message (information). As new messages are received by the PDA system, while the PC is inactive the records fill up, however, only the records in PDA memory array 500 are filled.
  • “Record 1” 512 , “Record 2” 514 , and all records up to and including “Record N” are filled records in PDA memory array 500 .
  • These new messages contained in PDA memory array 500 are not synchronized with their corresponding records in PC memory array 530 which are “Record 1” 532 , “Record 2” 534 up to and including “Record N” 536 .
  • “Record N+1” 518 of PDA memory array 500 is synchronized to “Record N+1” 538 of PC memory array 530 .
  • All records up to and including “Record N+P” 520 of PDA memory array 500 are synchronized with “Record N+P” 540 of PC memory array 530 .
  • the PC memory array 500 can archive old messages into hard drive memory, the older synchronized files can be archived and the records deleted, thus freeing up space for new messages.
  • the records “Record N+1” 518 up to and including “Record N+P” 520 of PDA memory array 500 are deleted, freeing up these records in order to receive new messages.
  • the user can be made aware that messages have been deleted from the PDA system, and that they may be retrieved since they have been archived in the PC system.
  • This archiving and deletion process takes place until all the records of the PDA memory array 500 are filled. This process occurs while the PC system is inactive or suspended. When the PC system is activated, synchronization of the records can take place. As the PDA system remains active and receiving messages, and the PC system remains inactive, the PDA memory array 530 fills up with non-synchronized messages. When the EOM 522 of PDA memory array 530 is reached, the PDA system can either look to a predetermined preference to delete records and provide space for incoming messages or the PDA system can alert the user that the PDA memory array 500 is filled and request action from the user.
  • the PDA system can activate or wake up from a suspend state the PC system when PDA memory array 500 is full. As the PC system is awoken, records from the PDA memory array 500 are synchronized to the PC memory array 530 . As files are synchronized, records from the PDA memory array 500 are erased and the space made available for new messages. Alternatively, the PDA system can stop receiving messages and allow the user to read the messages, and delete the messages from the records after they have been read.
  • Variations of the synchronization process can include providing alerts to the user as to messages that are being deleted from the memory arrays. The user can also be informed of actions that are needed to be taken such as reading messages or manually activating the PC system.
  • a provision can be made for the PDA memory array 500 to contain headers for the records contained therein. The headers of the individual records are used to identify that messages have been purged and archived to the PC system memory. The user also is made aware that the messages can be retrieved from the PC system memory.
  • Embodiments of the invention can include provision for the user to set preferences as to messages that may be received and stored in the PDA memory array 500 without purging. Also the preference can include automatically purging certain messages.
  • a flag may be set for incoming messages which identifies them as important messages that require the user's attention.
  • “junk e-mail” or other unwanted messages without a special flag messages that would take up valuable record space in the PDA memory array, may be automatically purged and sent or not sent to the PC system memory.

Abstract

In order to continually receive messages in a dual personal computer system (PC) and personal digital assistant system (PDA) computer architecture, the PC system is deactivated to conserve battery power while the PDA continues to receive messages. As PDA memory is filled with messages, messages that are synchronized and archived with the PC system are deleted and space is freed for incoming messages. When new and non-synchronized messages completely fill the PDA memory array, the PC system is reactivated or the user is informed.

Description

    CROSS REFERENCE TO RELATED PATENT APPLICATIONS
  • This application is related to commonly assigned patent application Ser. No. 09/740,138, filed Dec. 18, 2000 and entitled “A COMBINATION PERSONAL DATA ASSISTANT AND PERSONAL COMPUTING DEVICE” having La Vaughn F. Watts, Jr. and Ronald D. Shaw as inventors.[0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • This invention relates generally to a computing system and more particularly to a mobile computing system integrating dissimilar computing architectures and receiving messages and files, with the messages and files arranged to conserve memory space with minimal user intervention. [0003]
  • 2. Description of the Related Art [0004]
  • There are currently two popular types of mobile computing systems. The mobile Personal Computer (PC) system is a fully functional data processing system, typically having the same functionality as a desktop PC or a workstation PC. The mobile PC system (PC system) can run under any number of standard operating systems (OS), such as one of the releases of Windows® by the Microsoft Corporation. In implementing the PC system in a mobile computing architecture, several relatively undesirable features are apparent. First, the batteries of the PC system must be recharged after a relatively short time, typically in the order of a few hours. Despite improvements in battery technology, the quest for lighter and more compact portable units have tended to reduce the space allocated to the batteries so that time between charging of the batteries has not been significantly improved. The batteries used in the PC system, however, are capable of relatively rapid charging. As with the desktop PC unit and the workstation PC from which they are derived, the OS needed for the PC system requires a relatively long time from the activation of the power switch to the time when the processing system is available for actual computation. The PC system, however, has remarkable flexibility and can provide processing capability of extraordinary power. PC systems also have great memory capacity, having disk drives that can store significant amounts of information. [0005]
  • More recently the personal digital assistant (PDA) system has been developed to take advantage of operating systems (OS) such as Palm® OS and Windows®. These operating systems, in conjunction with a PDA system, permit a reduced or specialized functionality computing system. [0006]
  • PDA systems are relatively small in physical size and can perform a variety of useful functions such as arrange calendars; schedule appointments; send and receive e-mail; provide presentations; create documents; and provide communications. The PDA OS can permit exchange of files between the PDA systems and a PC system with Microsoft Windows® files. While the reduced functionality can be a disadvantage of the PDA system, the PDA vsystem has several advantages. An advantage is the time between charging of the batteries can be greatly extended, a result of the reduced functionality and the absence of disk storage units. The PDA system has its memory loaded in a memory circuit, such as a flash memory, which allows the PDA system to become active much quicker than a PC system. This memory, however, has limited capacity and can quickly be filled up. [0007]
  • Current PC systems and PDA systems have the capability to communicate and receive messages such as email, particular through wireless communication technologies. The PC systems with their large memory capacity can receive and store a great number of messages before memory space is exhausted. PC systems, however, with their draining power requirement cannot continuously be left on while in battery mode. Therefore a PC system is limited in the number of messages it receives because it cannot continually be left on. A PDA system with its low battery consumption has the capability to remain on for a very long time. A PDA system, however, with its limited memory capacity can quickly run out of memory. Without operator intervention, a PDA system with its memory capacity fully filled, is not able to receive incoming messages. Therefore current PC systems and PDA systems are limited in their abilities to receive incoming messages such as email. [0008]
  • A need has been felt for a mobile computing architecture having the desirable features of both the PC systems and of the PDA systems. In particular, the computing architecture would have the feature of an expanded time between battery charges. Another feature of the computing architecture would be the ability to continually receive incoming messages such as email and store messages until a user reads the messages. Yet another feature would be provide for a computing architecture that archives messages and allows incoming messages to be continually received with minimal user intervention. [0009]
  • SUMMARY OF THE INVENTION
  • The aforementioned and other features are accomplished, according to the present invention, by providing a mobile computing architecture that includes a PC system and a pDA system which independently have access to a communication device, allowing either system to communicate and receive messages regardless of the active state of the other System. [0010]
  • Messages are synchronized between the PDA system and the PC system so either system is able to read messages that have been received by the other system. The PC system with its large memory capacity is able to archive and store messages, therefore the PDA is Able to free up memory space by deleting records whenever its memory is filled and new messages are unable to be stored. [0011]
  • To conserve battery power, the PC system is deactivated or placed in a suspend state while the PDA system continues to receive messages. As the memory of the PDA system is filled with new non-synchronized messages, synchronized messages in the PDA memory are automatically deleted. When the PDA memory array is filled with new non-synchronized messages the PC system can be activated to synchronize messages, archive messages, and clear messages in order to free up space for incoming messages. The user may also be informed to read new messages and take action to free up space. [0012]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention may be better understood, and it's numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the figures designates a like or similar element. [0013]
  • FIG. 1 illustrates a block diagram of a personal computer (PC) system. [0014]
  • FIG. 2 illustrates a block diagram of a personal digital assistant (PDA) system. [0015]
  • FIG. 3 illustrates a combined PC and PDA computing architecture. [0016]
  • FIG. 4 illustrates a combined PC and PDA computing architecture that provides communication access to either the PC system or the PDA system. [0017]
  • FIG. 5A illustrates a memory array for a PDA system synchronized to a memory array for a PC system. [0018]
  • FIG. 5B illustrates filled memory arrays for the PC system and the PDA system. [0019]
  • FIG. 5C illustrates cleared and empty records of memory arrays for the PC system and the PDA system. [0020]
  • FIG. 5D illustrates a PDA memory array and a PC memory with synchronized and non-synchronized records. [0021]
  • FIG. 5E illustrates a [0022] PDA memory array 500 with free space and an empty PC memory array 530.
  • While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail, it should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present invention as defined by the appended claims. [0023]
  • DETAILED DESCRIPTION
  • Now referring to FIG. 1 illustrated is a block diagram of a PC system. The PC system of FIG. 1 is typical of systems based on the Intel Pentium® and equivalent type processors. A [0024] PC CPU 100 is connected by a bus 115 to a north bridge controller 105. Bus 115 typically is a peripheral component interconnect (PCI) bus. The north bridge controller 105 interfaces to a system memory 125. Between the system memory 125 and the north bridge controller 105 is a cache memory 135. The cache memory 135 is used as “temporary” memory, particularly in displaying information to a user. From the north bridge controller 105 is a south bridge controller 110 used to interface to peripheral or input output (10) devices. A bus 120 connects the north bridge controller 105 to the south bridge controller 110. The bus 120 is also typically a PCI bus. From the south bridge controller a bus 130 connects peripheral or 10 devices. Bus 130 can be a PCI bus.
  • Now referring to FIG. 2 illustrated is a block diagram of a PDA system. In a PDA system a [0025] PDA CPU 200 interfaces to a companion processor 205. The companion processor 205 handles interfacing to peripherals and to a system memory 210. From the companion processor 205 is a bus 215. Bus 215 can be a low pin count (LPC) bus and communicate to peripherals and 10 devices.
  • Now referring to FIG. 3 illustrated is a combined PC and PDA computing architecture. A [0026] PC system 300 is connected to a switch 310 by a bus 345. The bus 345 can be an LPC bus. The switch 310 is connected to a PDA system 305 by a bus 350. The bus 350 can also be an LPC bus. Either the PC system 300 or the PDA system 305 can have control over the common peripherals and 10 devices, including a display 320. The switch 310 isolates either the PC system 300 or the PDA system 305, placing one of the systems in control of the entire computer system. Input and output control is conducted through a serial or super input output controller (SIO) 325. The SIO 325 is connected to the PDA system 305 by the bus 350 and another bus 355. Bus 350 allows the PC system 300 to interface to the SIO 325 and the PDA system 305, with the PC system 300 acting as a “master” device and the PDA system 305 as a “slave.” When the PDA system 305 is in control of the computing architecture, the PDA system 305 communicates to the S10 325 by a bus 355. The bus 355 can be an LPC bus. The S10 325 provides video control to the display 320 by bus 335 when either the PC system 300 or the PDA system 305 is in control. When in control, the PDA system 305 provides video content by way of bus 340. When the PC system 300 is in control of the computing architecture video content is provided by way of bus 330. Other embodiments of the architecture can include providing a separate and independent connection by way of busses to other common devices from the PC system 300 and the PDA system 305. Common devices can include wireless communication technologies.
  • Now referring to FIG. 4, illustrated is a combined PC and PDA computing architecture that provides communication access to either the PC system or the PDA system. In a PC system the south bridge controller can directly connect to a [0027] communication device 400 by the PCI bus 130. In a PDA system the companion processor 205 can be connected to the communication device 400 by the LPC bus 215. This computing architecture allows either the PC system or the PDA system to have access to communication, in particular wireless technology. Access by either the PC system or the PDA system is possible, regardless of the active status of either system. Therefore if the PDA system is off, the PC system is able to receive messages such as email. If the PC system is off, the PDA system is able to receive messages.
  • Referring back to FIG. 3, the [0028] PC system 300 and the PDA system 305 are connected by the bus 345 and the bus 350, and are able to exchange data between their respective memory. Further the connection allows both systems to synchronize messages that are received and eventually archived in the memory of the PC system 300 or the PDA system 305. Considering the limited memory capacity of the PDA system 305, archiving messages would best be undertaken by the PC system 300 with its significantly larger memory.
  • Now referring to FIG. 5A illustrated is a memory array for a PDA system synchronized to a memory array for a PC system. A [0029] PDA memory array 500 has several records for messages such as email or information. A PC memory array 530 has corresponding records to store or refer to messages or information. The records of the memory arrays may be read or unread by a user. The PC memory array 530 may be a separate logical or physical device to the PC system hard drive (permanent storage unit). Therefore in certain embodiments, the PDA memory array 500 is synchronized directly to the PC system hard drive.
  • The PC system with its large capacity storage has the ability to clear records in its [0030] memory array 530 and place messages in its hard drive. Since the PDA memory array 500 and PC memory array 530 are synchronized whenever the PC memory array 530 retrieves messages from the hard drive, the PDA memory array 500 is able to read the messages. In this particular example, “Record 1” 512 of PDA memory array 500 is synchronized to “Record 1532 of PC memory array 530. Going down each memory array, “Record 2” 514 is synchronized to “Record 2” 534; “Record N” 516 is synchronized to “Record N” 536; and “Record N+1” 518 is synchronized to “Record N+1” 538. A direct one to one correspondence of each record of the respective memory arrays of the PDA and PC system is made available. In this particular example “Record N+1” 518 of PDA memory array 500 is empty and available to receive a new message, therefore “Record N+1” 538 the corresponding record of PC memory array 530 is also empty. “Record N+P” 520 and “Record N+P” 540 are also empty. In this particular embodiment the records that are empty are not synchronized until a message is received or placed in the corresponding record of the other system's memory array. In this embodiment, the memory array of the respective systems are filled from the first record to the last, in this case the last record is “Record N+P” 520 of PDA memory array 500 and “Record N+P” 540 of PC memory array 530.
  • Now referring to FIG. 5B illustrated are filled memory arrays for the PC system and the PDA system. As messages are received by either system the memory arrays fill up until the end of memory (EOM) of each array is reached. In the case of the [0031] PDA memory array 500 the EOM 522 is after “Record N+P” 520, and for the PC memory array 530, the EOM 630 is after “Record N+P” 542.
  • In order to receive new messages such as email, the record arrays must be cleared. Now referring to FIG. 5C illustrated are cleared and empty records of memory arrays for the PC system and the PDA system. In certain applications, the first records such as “[0032] Record 1” 512, “Record 1” 532, “Record 2” 514, and “Record 2” 534 are cleared and emptied to provide for incoming messages. The records are deleted after the old messages that occupied the records are placed in the hard drive of the PC system. With the empty records, new messages may be received by either system then the filled records are synchronized with corresponding records of the memory array of the other system.
  • When the PC system is active, the computing architecture is able to determine when the memory arrays are completely filled and all records are occupied. The PC system can request that the user archive into the hard disk selected records, delete those selected records from the memory arrays, thus providing empty records in which new messages can be received. An alternative method would be to automatically, without user intervention, archive and delete the oldest records first. [0033]
  • When the PC is inactive, and the PDA is receiving incoming messages, there is a greater concern of running out of records in the [0034] PDA memory array 500. A typical scenario is the following. In order to save battery power, the PC system is made inactive or placed into a suspend state. The PC system is not able to receive messages, however, the computer architecture is able to continue receiving messages through the PDA system. Messages come in, take up record space, and without some operator intervention, accumulate, and fill up the PDA memory array 500. New messages cannot be received until messages are deleted and records clear. A predetermined method to delete old messages to free up records to receive new messages can be arranged. This arrangement however, presents a problem when a user has not read all of the messages and older unread messages are deleted without the user saving or having the opportunity to read the message.
  • Now referring to FIG. 5D illustrated are a PDA memory array and a PC memory With synchronized and non-synchronized records. When the PC system is inactive, the PDA system continues to receive messages and its records are filled with the messages. Since the PC system is inactive, the records of [0035] PC memory array 530 that correspond to records of PDA memory array 500 that are filled with new messages are not synchronized. “Record 1” 512 of PDA memory array 500 is not synchronized to “Record 1” 532 of PC memory array 530. Therefore “Record 1” 532 is “empty” and contains no message (information). As new messages are received by the PDA system, while the PC is inactive the records fill up, however, only the records in PDA memory array 500 are filled. Illustrated is a filled PDA memory array 500. “Record 1” 512, “Record 2” 514, and all records up to and including “Record N” are filled records in PDA memory array 500. These new messages contained in PDA memory array 500, however, are not synchronized with their corresponding records in PC memory array 530 which are “Record 1” 532, “Record 2” 534 up to and including “Record N” 536. In this particular example, “Record N+1” 518 of PDA memory array 500 is synchronized to “Record N+1” 538 of PC memory array 530. And all records up to and including “Record N+P” 520 of PDA memory array 500 are synchronized with “Record N+P” 540 of PC memory array 530.
  • Since the [0036] PC memory array 500 can archive old messages into hard drive memory, the older synchronized files can be archived and the records deleted, thus freeing up space for new messages. Now referring to FIG. 5E illustrated is PDA memory array 500 with free space and an empty PC memory array 530. After archiving the messages of the synchronized records, in this particular example, “Record N+1” 538 up to and including “Record N +P” 540 of PC memory array 500, the records “Record N+1” 518 up to and including “Record N+P” 520 of PDA memory array 500 are deleted, freeing up these records in order to receive new messages. The user can be made aware that messages have been deleted from the PDA system, and that they may be retrieved since they have been archived in the PC system.
  • This archiving and deletion process takes place until all the records of the [0037] PDA memory array 500 are filled. This process occurs while the PC system is inactive or suspended. When the PC system is activated, synchronization of the records can take place. As the PDA system remains active and receiving messages, and the PC system remains inactive, the PDA memory array 530 fills up with non-synchronized messages. When the EOM 522 of PDA memory array 530 is reached, the PDA system can either look to a predetermined preference to delete records and provide space for incoming messages or the PDA system can alert the user that the PDA memory array 500 is filled and request action from the user.
  • In order to avoid having the user manually look at, read, and select records to delete from the [0038] PDA memory array 500, the following can take place. The PDA system can activate or wake up from a suspend state the PC system when PDA memory array 500 is full. As the PC system is awoken, records from the PDA memory array 500 are synchronized to the PC memory array 530. As files are synchronized, records from the PDA memory array 500 are erased and the space made available for new messages. Alternatively, the PDA system can stop receiving messages and allow the user to read the messages, and delete the messages from the records after they have been read.
  • Variations of the synchronization process can include providing alerts to the user as to messages that are being deleted from the memory arrays. The user can also be informed of actions that are needed to be taken such as reading messages or manually activating the PC system. A provision can be made for the [0039] PDA memory array 500 to contain headers for the records contained therein. The headers of the individual records are used to identify that messages have been purged and archived to the PC system memory. The user also is made aware that the messages can be retrieved from the PC system memory. Embodiments of the invention can include provision for the user to set preferences as to messages that may be received and stored in the PDA memory array 500 without purging. Also the preference can include automatically purging certain messages. A flag may be set for incoming messages which identifies them as important messages that require the user's attention. Alternatively, “junk e-mail” or other unwanted messages without a special flag, messages that would take up valuable record space in the PDA memory array, may be automatically purged and sent or not sent to the PC system memory.
  • Although the present invention has been described in connection with several embodiments, the invention is not intended to be limited to the specific forms set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents as can be reasonably included with in the spirit and scope of the invention as defined by the appended claims. [0040]

Claims (27)

What is claimed is:
1. A mobile computing system comprising of:
a communication device;
a personal computing system (PC) comprised of
a storage device capable of receiving and storing messages from the communication device; and
a personal digital assistant system (PDA) comprised of
a storage device capable receiving and storing messages from the communication device, whereby the storage device of the PC is capable of synchronizing received messages with the storage device of the PDA.
2. The mobile computing system of claim 1 wherein the storage device of the PC is a memory array comprised of a set of records, and the storage device of the PDA is a memory array comprised of a set of records.
3. The mobile computing system of claim 2 wherein a direct correspondence is established between the set of records of the PC memory array and the set of records of the PDA memory array.
4. The mobile computing system of claim 2 wherein messages are synchronized between the memory array of the PC and the memory array of the PDA.
5. The mobile computing system of claim 3 wherein messages are synchronized between records of the PC memory array and records of the PDA memory array.
6. The mobile computing system of claim 1 wherein the storage device of the PC is a hard disk drive.
7. The mobile computing system of claim 6 wherein the hard disk drive is comprised of a memory array, and the PDA storage device is comprised of a memory array, wherein the PC hard disk drive memory array corresponds directly to the PDA memory array.
8. A mobile computing system comprising of:
a communication device;
a personal computing system (PC) capable of receiving messages through the communication device; and
a personal digital assistant system (PDA) capable of receiving messages through the communication device and synchronizing the messages with the PC.
9. The mobile computing system of claim 8 wherein the PDA is further comprised of a memory array where messages are received and entered, and the memory array is synchronized to the PC.
10. The mobile computing system of claim 9 wherein the PC is further comprised of a memory array that is synchronized to the memory array of the PDA.
11. The mobile computing system of claim 9 wherein the PC is further comprised of a hard disk drive that is synchronized to the memory array of the PDA.
12. A method of clearing and archiving messages in a dual system computer architecture comprised of:
receiving and storing messages by a first computer system to a first memory device;
synchronizing the messages with a second computer system, where by the second computer system archives synchronized messages to a second memory device; and
deleting synchronized and archived messages whenever the first memory device is filled.
13. The method of clearing and archiving messages in a dual system computer architecture of claim 12 further comprising:
identifying the deleted messages in the first memory devices.
14. The method of clearing and archiving messages in a dual system computer architecture of claim 12 wherein the first computer system is a personal digital assistant system (PDA) and the second computer system is a personal computer system (PC).
15. The method of clearing and archiving messages in a dual system computer architecture of claim 13 wherein the first computer system is a personal digital assistant system (PDA) and the second computer system is a personal computer system (PC).
16. A method of clearing and archiving messages in a dual system computer architecture comprised of:
receiving and storing messages by a first computer system to a first memory device;
synchronizing the messages with a second computer system, whereby the second computer system archives synchronized messages to a second memory device; and
informing a user whenever the first memory device is filled.
17. The method of clearing and archiving messages in a dual system computer architecture of claim 14 further comprised of:
deleting messages from the first memory device after the messages have been read by the user.
18. The method of clearing and archiving messages in a dual system computer architecture of claim 16 wherein the first computer system is a personal digital assistant (PDA) and the second computer system is a personal computer system (PC).
19. The method of clearing and archiving messages in a dual system computer architecture of claim 17 wherein the first computer system is a personal digital assistant (PDA) and the second computer system is a personal computer system (PC).
20. The method of clearing and archiving messages in a dual system computer architecture of claim 12 further comprised of:
setting preferences as to received and stored messages.
21. The method of clearing and archiving messages in a dual system computer architecture of claim 13 further comprised of:
setting preferences as to received and stored messages.
22. The method of clearing and archiving messages in a dual system computer architecture of claim 14 further comprised of:
setting preferences as to received and stored messages.
23. The method of clearing and archiving messages in a dual system computer architecture of claim 15 further comprised of:
setting preferences as to received and stored messages.
24. The method of clearing and archiving messages in a dual system computer architecture of claim 16 further comprised of:
setting preferences as to received and stored messages.
25. The method of clearing and archiving messages in a dual system computer architecture of claim 17 further comprised of:
setting preferences as to received and stored messages.
26. The method of clearing and archiving messages in a dual system computer architecture of claim 18 further comprised of:
setting preferences as to received and stored messages.
27. The method of clearing and archiving messages in a dual system computer architecture of claim 19 further comprised of:
setting preferences as to received and stored messages.
US09/770,162 2001-01-26 2001-01-26 Combination personal data assistant and personal computing system dynamic memory reclamation Abandoned US20020103005A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US09/770,162 US20020103005A1 (en) 2001-01-26 2001-01-26 Combination personal data assistant and personal computing system dynamic memory reclamation
US12/754,002 US8170610B2 (en) 2001-01-26 2010-04-05 Combination personal data assistant and personal computing system dynamic memory reclamation
US13/458,500 US8331985B2 (en) 2001-01-26 2012-04-27 Combination personal data assistant and personal computing system dynamic memory reclamation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/770,162 US20020103005A1 (en) 2001-01-26 2001-01-26 Combination personal data assistant and personal computing system dynamic memory reclamation

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/754,002 Continuation US8170610B2 (en) 2001-01-26 2010-04-05 Combination personal data assistant and personal computing system dynamic memory reclamation

Publications (1)

Publication Number Publication Date
US20020103005A1 true US20020103005A1 (en) 2002-08-01

Family

ID=25087670

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/770,162 Abandoned US20020103005A1 (en) 2001-01-26 2001-01-26 Combination personal data assistant and personal computing system dynamic memory reclamation
US12/754,002 Expired - Lifetime US8170610B2 (en) 2001-01-26 2010-04-05 Combination personal data assistant and personal computing system dynamic memory reclamation
US13/458,500 Expired - Lifetime US8331985B2 (en) 2001-01-26 2012-04-27 Combination personal data assistant and personal computing system dynamic memory reclamation

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/754,002 Expired - Lifetime US8170610B2 (en) 2001-01-26 2010-04-05 Combination personal data assistant and personal computing system dynamic memory reclamation
US13/458,500 Expired - Lifetime US8331985B2 (en) 2001-01-26 2012-04-27 Combination personal data assistant and personal computing system dynamic memory reclamation

Country Status (1)

Country Link
US (3) US20020103005A1 (en)

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020173344A1 (en) * 2001-03-16 2002-11-21 Cupps Bryan T. Novel personal electronics device
US20020183092A1 (en) * 2001-05-29 2002-12-05 Rohm Co., Ltd. Master-slave communication system and electronic apparatus utilizing such system
US20030097515A1 (en) * 2001-11-16 2003-05-22 Lin-Hung Chen Circuit system and method for data transmission between LPC devices
US20030100340A1 (en) * 2001-03-16 2003-05-29 Cupps Bryan T. Novel personal electronics device with thermal management
US20030153353A1 (en) * 2001-03-16 2003-08-14 Cupps Bryan T. Novel personal electronics device with simultaneous multi-processor operation
US20030153354A1 (en) * 2001-03-16 2003-08-14 Cupps Bryan T. Novel personal electronics device with keypad application
US20030159026A1 (en) * 2001-03-16 2003-08-21 Cupps Bryan T. Novel personal electronics device with appliance drive features
US20030163666A1 (en) * 2001-03-16 2003-08-28 Cupps Bryan T. Novel personal electronics device with display switching
US20030163601A1 (en) * 2001-03-16 2003-08-28 Cupps Bryan T. Novel personal electronics device with common application platform
US20060285663A1 (en) * 2005-05-24 2006-12-21 Rathus Spencer A Remote Subscriber Identification (RSID) system and method
US7216242B2 (en) 2001-03-16 2007-05-08 Dualcor Technologies, Inc. Personal electronics device with appliance drive features
US7231531B2 (en) 2001-03-16 2007-06-12 Dualcor Technologies, Inc. Personal electronics device with a dual core processor
US20090049203A1 (en) * 2007-08-16 2009-02-19 Itay Sherman Communication layer switching device
US20090222832A1 (en) * 2008-02-29 2009-09-03 Dell Products, Lp System and method of enabling resources within an information handling system
US20100036980A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp Multi-mode processing module and method of use
US20100033433A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp Display system and method within a reduced resource information handling system
US20100033629A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp System, module and method of enabling a video interface within a limited resource enabled information handling system
US20100036983A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp Processing module, interface, and information handling system
US20100107238A1 (en) * 2008-10-29 2010-04-29 Dell Products, Lp Security module and method within an information handling system
US20100115314A1 (en) * 2008-10-31 2010-05-06 Dell Products, Lp Power control for information handling system having shared resources
US20100115303A1 (en) * 2008-10-30 2010-05-06 Dell Products, Lp System and method of utilizing resources within an information handling system
US20100115313A1 (en) * 2008-10-31 2010-05-06 Dell Products, Lp Information handling system with integrated low-power processing resources
US20100115050A1 (en) * 2008-10-30 2010-05-06 Dell Products, Lp System and method of polling with an information handling system
US20110014866A1 (en) * 2009-07-17 2011-01-20 Dell Products, Lp System and Method for Radio Antenna Sharing in an Information Handling System
US20110231371A1 (en) * 2010-03-22 2011-09-22 Research In Motion Limited Method, system and apparatus for archiving data
US20110246526A1 (en) * 2010-03-31 2011-10-06 Yuri Finkelstein Service level agreement based storage access
US8934755B2 (en) 2009-08-28 2015-01-13 Dell Products, Lp System and method for managing multiple independent graphic sources in an information handling system
US20240098044A1 (en) * 2022-09-15 2024-03-21 Samsung Sds Co., Ltd. Receiving device and method for processing attention message

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020103005A1 (en) * 2001-01-26 2002-08-01 Watts La Vaughn F. Combination personal data assistant and personal computing system dynamic memory reclamation
US20110217954A1 (en) * 2010-03-03 2011-09-08 Htc Corporation Method, system, and mobile device for managing messages and computer-readable medium using the method
CN107135313A (en) * 2017-06-19 2017-09-05 深圳市筑泰防务智能科技有限公司 Hardware physical isolation dual system mobile phone

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5590338A (en) * 1993-07-23 1996-12-31 Dell Usa, L.P. Combined multiprocessor interrupt controller and interprocessor communication mechanism
US5608884A (en) * 1995-05-17 1997-03-04 Dell Usa, L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5742794A (en) * 1995-10-13 1998-04-21 Dell Usa, L.P. Emulation techniques for computer systems having mixed processor/software configurations
US6266539B1 (en) * 1998-06-12 2001-07-24 Cisco Technology, Inc. Telephone docking station for personal digital assistant
US6779019B1 (en) * 1998-05-29 2004-08-17 Research In Motion Limited System and method for pushing information from a host system to a mobile data communication device
US6873841B1 (en) * 1999-12-16 2005-03-29 Koninklijke Philips Electronics N.V. Shared address-data service for personal CE equipment
US6891887B1 (en) * 1998-05-27 2005-05-10 3Com Corporation Multi-carrier LAN adapter device using interpolative equalizer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5488359A (en) 1994-09-19 1996-01-30 Motorola, Inc. Method and apparatus for setting a memory full condition in a selective call receiver
US6052735A (en) 1997-10-24 2000-04-18 Microsoft Corporation Electronic mail object synchronization between a desktop computer and mobile device
US6832084B1 (en) * 1998-01-07 2004-12-14 Microsoft Corporation Wireless database environment
US20020103005A1 (en) * 2001-01-26 2002-08-01 Watts La Vaughn F. Combination personal data assistant and personal computing system dynamic memory reclamation

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5590338A (en) * 1993-07-23 1996-12-31 Dell Usa, L.P. Combined multiprocessor interrupt controller and interprocessor communication mechanism
US5608884A (en) * 1995-05-17 1997-03-04 Dell Usa, L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5809262A (en) * 1995-05-17 1998-09-15 Dell U.S.A., L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5742794A (en) * 1995-10-13 1998-04-21 Dell Usa, L.P. Emulation techniques for computer systems having mixed processor/software configurations
US6891887B1 (en) * 1998-05-27 2005-05-10 3Com Corporation Multi-carrier LAN adapter device using interpolative equalizer
US6779019B1 (en) * 1998-05-29 2004-08-17 Research In Motion Limited System and method for pushing information from a host system to a mobile data communication device
US6266539B1 (en) * 1998-06-12 2001-07-24 Cisco Technology, Inc. Telephone docking station for personal digital assistant
US6873841B1 (en) * 1999-12-16 2005-03-29 Koninklijke Philips Electronics N.V. Shared address-data service for personal CE equipment

Cited By (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070038875A1 (en) * 2001-03-16 2007-02-15 Dualcor Technologies, Inc. Novel personal electronics device with simultaneous multi-processor operation
US20030153353A1 (en) * 2001-03-16 2003-08-14 Cupps Bryan T. Novel personal electronics device with simultaneous multi-processor operation
US20100259895A1 (en) * 2001-03-16 2010-10-14 Dualcor Technologies, Inc. Novel personal electronics device with thermal management
US20030100340A1 (en) * 2001-03-16 2003-05-29 Cupps Bryan T. Novel personal electronics device with thermal management
US20070043961A1 (en) * 2001-03-16 2007-02-22 Dualcor Technologies, Inc. Novel personal electronics device with thermal management
US20030153354A1 (en) * 2001-03-16 2003-08-14 Cupps Bryan T. Novel personal electronics device with keypad application
US20030159026A1 (en) * 2001-03-16 2003-08-21 Cupps Bryan T. Novel personal electronics device with appliance drive features
US7184003B2 (en) 2001-03-16 2007-02-27 Dualcor Technologies, Inc. Personal electronics device with display switching
US20030163601A1 (en) * 2001-03-16 2003-08-28 Cupps Bryan T. Novel personal electronics device with common application platform
US20020173344A1 (en) * 2001-03-16 2002-11-21 Cupps Bryan T. Novel personal electronics device
US7623893B2 (en) 2001-03-16 2009-11-24 Dualcor Technologies, Inc. Personal electronics device with common application platform
US20090267954A1 (en) * 2001-03-16 2009-10-29 Dualcor Technologies, Inc. Personal electronic device with display switching
US20080214237A1 (en) * 2001-03-16 2008-09-04 Dualcor Technologies, Inc. Novel personal electronics device with common application platform
US20080148078A1 (en) * 2001-03-16 2008-06-19 Dualcor Technologies, Inc. Novel personal electronics device with thermal management
US20030163666A1 (en) * 2001-03-16 2003-08-28 Cupps Bryan T. Novel personal electronics device with display switching
US7216242B2 (en) 2001-03-16 2007-05-08 Dualcor Technologies, Inc. Personal electronics device with appliance drive features
US7231531B2 (en) 2001-03-16 2007-06-12 Dualcor Technologies, Inc. Personal electronics device with a dual core processor
US20020183092A1 (en) * 2001-05-29 2002-12-05 Rohm Co., Ltd. Master-slave communication system and electronic apparatus utilizing such system
US7003309B2 (en) * 2001-05-29 2006-02-21 Rohm Co., Ltd. Master-slave communication system and electronic apparatus utilizing such system
US20030097515A1 (en) * 2001-11-16 2003-05-22 Lin-Hung Chen Circuit system and method for data transmission between LPC devices
US7062593B2 (en) * 2001-11-16 2006-06-13 Via Technologies, Inc. Circuit system and method for data transmission between LPC devices
US20060285663A1 (en) * 2005-05-24 2006-12-21 Rathus Spencer A Remote Subscriber Identification (RSID) system and method
US7929946B2 (en) * 2005-05-24 2011-04-19 Rathus Spencer A Remote subscriber identification (RSID) system and method
US20090049203A1 (en) * 2007-08-16 2009-02-19 Itay Sherman Communication layer switching device
US20090222832A1 (en) * 2008-02-29 2009-09-03 Dell Products, Lp System and method of enabling resources within an information handling system
US8520014B2 (en) 2008-08-08 2013-08-27 Dell Products, Lp System, module, and method of enabling a video interface within a limited resource enabled information handling system
US20100036983A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp Processing module, interface, and information handling system
US8463957B2 (en) 2008-08-08 2013-06-11 Dell Products, Lp Enabling access to peripheral resources at a processor
US8255595B2 (en) 2008-08-08 2012-08-28 Dell Products, Lp Enabling access to peripheral resources at a processor
US8134565B2 (en) 2008-08-08 2012-03-13 Dell Products, Lp System, module and method of enabling a video interface within a limited resource enabled information handling system
US8131904B2 (en) 2008-08-08 2012-03-06 Dell Products, Lp Processing module, interface, and information handling system
US20100036980A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp Multi-mode processing module and method of use
US20100033629A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp System, module and method of enabling a video interface within a limited resource enabled information handling system
US20110225326A1 (en) * 2008-08-08 2011-09-15 Dell Products, Lp Multi-Mode Processing Module and Method of Use
US7921239B2 (en) 2008-08-08 2011-04-05 Dell Products, Lp Multi-mode processing module and method of use
US20100033433A1 (en) * 2008-08-08 2010-02-11 Dell Products, Lp Display system and method within a reduced resource information handling system
US8863268B2 (en) 2008-10-29 2014-10-14 Dell Products, Lp Security module and method within an information handling system
US10516668B2 (en) 2008-10-29 2019-12-24 Dell Products, Lp Security module and method within an information handling system
US20100107238A1 (en) * 2008-10-29 2010-04-29 Dell Products, Lp Security module and method within an information handling system
US9407694B2 (en) 2008-10-30 2016-08-02 Dell Products, Lp System and method of polling with an information handling system
US8370673B2 (en) 2008-10-30 2013-02-05 Dell Products, Lp System and method of utilizing resources within an information handling system
US8769328B2 (en) 2008-10-30 2014-07-01 Dell Products, Lp System and method of utilizing resources within an information handling system
US20100115050A1 (en) * 2008-10-30 2010-05-06 Dell Products, Lp System and method of polling with an information handling system
US10148787B2 (en) 2008-10-30 2018-12-04 Dell Products, Lp System and method of polling with an information handling system
US20100115303A1 (en) * 2008-10-30 2010-05-06 Dell Products, Lp System and method of utilizing resources within an information handling system
US8799695B2 (en) 2008-10-31 2014-08-05 Dell Products, Lp Information handling system with processing system, low-power processing system and shared resources
US20100115314A1 (en) * 2008-10-31 2010-05-06 Dell Products, Lp Power control for information handling system having shared resources
US8065540B2 (en) 2008-10-31 2011-11-22 Dell Products, Lp Power control for information handling system having shared resources
US8583953B2 (en) 2008-10-31 2013-11-12 Dell Products, Lp Power control for information handling system having shared resources
US8037333B2 (en) 2008-10-31 2011-10-11 Dell Products, Lp Information handling system with processing system, low-power processing system and shared resources
US20100115313A1 (en) * 2008-10-31 2010-05-06 Dell Products, Lp Information handling system with integrated low-power processing resources
US20110014866A1 (en) * 2009-07-17 2011-01-20 Dell Products, Lp System and Method for Radio Antenna Sharing in an Information Handling System
US8369811B2 (en) 2009-07-17 2013-02-05 Dell Products, Lp System and method for radio antenna sharing in an information handling system
US8682274B2 (en) * 2009-07-17 2014-03-25 Dell Products, Lp System and method for radio antenna sharing in an information handling system
US20130115896A1 (en) * 2009-07-17 2013-05-09 Dell Products, Lp System and Method for Radio Antenna Sharing in an Information Handling System
US8934755B2 (en) 2009-08-28 2015-01-13 Dell Products, Lp System and method for managing multiple independent graphic sources in an information handling system
US20110231371A1 (en) * 2010-03-22 2011-09-22 Research In Motion Limited Method, system and apparatus for archiving data
US8489557B2 (en) * 2010-03-22 2013-07-16 Research In Motion Limited Method, system and apparatus for archiving data
US9197514B2 (en) * 2010-03-31 2015-11-24 Paypal, Inc. Service level agreement based storage access
US9553781B2 (en) 2010-03-31 2017-01-24 Paypal, Inc. Service level agreement based storage access
US20110246526A1 (en) * 2010-03-31 2011-10-06 Yuri Finkelstein Service level agreement based storage access
US10841180B2 (en) 2010-03-31 2020-11-17 Paypal, Inc. Service level agreement based storage access
US11394625B2 (en) 2010-03-31 2022-07-19 Paypal, Inc. Service level agreement based storage access
US20240098044A1 (en) * 2022-09-15 2024-03-21 Samsung Sds Co., Ltd. Receiving device and method for processing attention message

Also Published As

Publication number Publication date
US8170610B2 (en) 2012-05-01
US20120254106A1 (en) 2012-10-04
US20100191891A1 (en) 2010-07-29
US8331985B2 (en) 2012-12-11

Similar Documents

Publication Publication Date Title
US8331985B2 (en) Combination personal data assistant and personal computing system dynamic memory reclamation
US6393584B1 (en) Method and system for efficiently saving the operating state of a data processing system
US7526586B2 (en) Removable personal digital assistant in a dual personal computer/personal digital assistant computer architecture
US5471624A (en) Apparatus and method for suspending and resuming software applications on a computer
US6324651B2 (en) Method and apparatus for saving device state while a computer system is in sleep mode
US7149837B2 (en) Method of operating combination personal data assistant and personal computing device
US6735708B2 (en) Apparatus and method for a combination personal digital assistant and network portable device
US7590722B2 (en) Apparatus and methods for managing data used by a mobile device
US5778443A (en) Method and apparatus for conserving power and system resources in a computer system employing a virtual memory
EP0518622A1 (en) Apparatus and method for suspending and resuming software on a computer
CN105511985A (en) Data backup method and terminal
US6044443A (en) Portable computer with memory management system and method for prolonging the lifetime of internal battery
US6601135B1 (en) No-integrity logical volume management method and system
JPH09244818A (en) Power saving computer
US20110106815A1 (en) Method and Apparatus for Selectively Re-Indexing a File System
US20060190689A1 (en) Method of addressing data in a shared memory by means of an offset
US20130065643A1 (en) Mobile terminal having mode transition function and driving method thereof
US20030101312A1 (en) Machine state storage apparatus and method
CN100369028C (en) Device and method for reading data
KR19990001094A (en) How to back up the operating program and database of the exchange system
JPH01198862A (en) System for managing received document
US7334063B2 (en) Method and device for register access according to identifier register
JP2000250716A (en) Information processor and data storage method therefor
CN115048035A (en) Cache management method, device and related equipment
JPH0452923A (en) Data input/output system

Legal Events

Date Code Title Description
AS Assignment

Owner name: DELL PRODUCTS, L.P., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WATTS, LA VAUGHN F., JR.;SATO, NOBUYUKI ALBERT;HUBER, GARY DOUGLAS;REEL/FRAME:011500/0911

Effective date: 20010126

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION