US20020114358A1 - Aharmonic interleaving of forward error corrected (FEC) signals - Google Patents
Aharmonic interleaving of forward error corrected (FEC) signals Download PDFInfo
- Publication number
- US20020114358A1 US20020114358A1 US09/789,559 US78955901A US2002114358A1 US 20020114358 A1 US20020114358 A1 US 20020114358A1 US 78955901 A US78955901 A US 78955901A US 2002114358 A1 US2002114358 A1 US 2002114358A1
- Authority
- US
- United States
- Prior art keywords
- channel
- sub
- blocks
- stream
- data signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 57
- 238000012937 correction Methods 0.000 claims description 12
- 230000001788 irregular Effects 0.000 abstract description 6
- 230000003287 optical effect Effects 0.000 description 22
- 238000010586 diagram Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 6
- 230000003595 spectral effect Effects 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000008929 regeneration Effects 0.000 description 3
- 238000011069 regeneration method Methods 0.000 description 3
- 125000004122 cyclic group Chemical group 0.000 description 2
- 239000000835 fiber Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000013307 optical fiber Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- RGNPBRKPHBKNKX-UHFFFAOYSA-N hexaflumuron Chemical compound C1=C(Cl)C(OC(F)(F)C(F)F)=C(Cl)C=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F RGNPBRKPHBKNKX-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
- H03M13/2921—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes wherein error correction coding involves a diagonal direction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6561—Parallelized implementations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
Definitions
- the present invention relates to high speed data communications, and in particular to a method and system for aharmonic interleaving of multiple sub-streams into a high speed data signal.
- Signal reach is the distance that an optical signal can be transmitted through a fiber, before conversion to electronic form is required to perform signal regeneration.
- suitable optical amplifiers and optical processing techniques between 10 and 20 fiber spans (of 40-80 km each) can be traversed by an optical signal before optical/electrical conversion and regeneration are required.
- Spectral density which is normally expressed in terms of bits/sec/Hz (b/s/Hz), is a measure of the extent to which the theoretical maximum bandwidth capacity of an optical channel is utilized. This value is generally determined by dividing the line rate (in bits/sec.) of a channel by the optical frequency (in Hz) of that channel. A spectral density of 1 indicates that, for a given channel, the line rate and optical frequency are equal.
- Existing telecommunications systems commonly operate at line rates of approximately 2.5 Gb/s to 40 Gb/s.
- WDM Wavelength Division Multiplexed
- DWDM Dense Wave Division Multiplexed
- One known method of addressing these difficulties is to interleave a plurality of parallel FEC encoded sub-streams (e.g. having a line rate of 2.5 Gb/s), into a high-speed signal for transmission through the data link.
- the sub-streams can be FEC encoded (e.g. using a conventional BCH) to form respective FEC blocks (e.g. of 4608 bits in length), in a manner known in the art.
- Interleaving FEC blocks has the effect of distributing bits of each sub-stream within the high-speed signal. This, in turn, distributes the effects of noise among the sub-streams, and thereby reduces the probability that the error-correction capacity of the FEC encoding will be exceeded for any one channel.
- this method results in a recurring harmonic relationship between bits of each sub-stream within the high-speed signal.
- a bit of, for example, sub-stream No.6 always lays between corresponding bits of sub-streams Nos.5 and 7.
- This situation renders the high-speed signal vulnerable to patterning of signal degradation, which tends to produce repeating localized bursts of errors within the high-speed signal.
- Such patterning of signal degradation may, for example, result from noise introduced into the high speed signal by the interleaver, and having a frequency that is an harmonic of the interleaving frequency.
- an object of the present invention is to provide a method and apparatus for interleaving a plurality of sub-streams such that recurring error bursts are distributed across all of the interleaved sub-streams.
- An aspect of the present invention provides a method of interleaving a plurality of sub-streams into a high-speed data signal. Successive blocks of data from each sub-stream are interleaved into the high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides an aharmonic interleaver adapted to interleave a plurality of sub-streams into a high-speed data signal.
- the aharmonic interleaver comprises means for interleaving successive blocks of data from each sub-stream into the high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides a method of recovering a plurality of sub-streams aharmonicaly interleaved within a high-speed data signal. Successive blocks of data of each sub-stream are deinterleaved from the high-speed data signal using a predetermined deinterleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides an aharmonic deinterleaver adapted to recover a plurality of sub-streams aharmonically interleaved within a high-speed data signal.
- the aharmonic deinterleaver comprises means for deinterleaving successive blocks of data of each sub-stream from the high-speed data signal using a predetermined deinterleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides a method of conveying data traffic through a link of a communications network. Successive blocks of data from each one of a plurality of sub-streams are interleaved into a high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal. The high speed data signal is then transported through the link, and subsequently deinterleaved to recover the plurality of sub-streams.
- Another aspect of the invention provides an system for conveying data traffic through a link of a communications network.
- the system comprises: means for interleaving successive blocks of data from each one of a plurality of sub-streams into a high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal; means for transporting the high speed data signal through the link; and means for deinterleaving the high seed data signal to recover the plurality of sub-streams.
- Each block of data preferably includes at least one bit.
- the number N of blocks within each N-block sequence is equal to the number of substreams.
- Each sub-stream may be Forward Error Correction (FEC) encoded.
- FEC Forward Error Correction
- This FEC encoding of each sub-stream may utilize a conventional FEC encoding scheme.
- the FEC encoding or each sub-stream is preferably independent of the FEC encoding of other sub-streams.
- the interleaving pattern is unique for each one of a set of M (an integer ⁇ 2) consecutive N-block sequences of the high speed data signal.
- the number M of N-block sequences may be equal to the number of sub-streams.
- interleaving of successive blocks of data from each sub-stream into the high-speed data signal may be accomplished by: inverse-multiplexing each one of the sub-streams across N channels; sorting blocks within each channel in accordance with a predetermined channel sort order; and interleaving successive blocks from each of the channels into the high speed data signal.
- the respective predetermined sort order of each channel may be unique. In some embodiments, the respective predetermined sort order of any one channel is related to the respective predetermined sort order of an adjacent channel. In some embodiments, the respective predetermined sort order of at least one channel is pseudo-random.
- sorting the blocks within each channel may be accomplished by means of a respective input port of the channel adapted for receiving successive blocks of each sub-stream.
- the respective input port associated with any one sub-stream is selected based on the predetermined sort order of the channel.
- the received blocks may then be interleaved in a sequential order of the input ports of the channel.
- the respective input port associated with any one sub-stream may be different for each channel.
- Interleaving successive blocks from each of the channels into the high speed data signal may be accomplished by interleaving one block from each channel into a respective N-block sequence.
- successive blocks of data of each sub-stream may be deinterleaved from the high-speed data signal by inverse-multiplexing the high speed data signal into N parallel recovered channel signals.
- Each channel signal includes respective blocks of each sub-stream arranged in accordance with a respective predetermined channel sort order. Respective blocks of each sub-stream are deinterleaved from each channel signal, and the respective blocks of each sub-stream are then sorted.
- sorting of the respective blocks of each sub-stream may be accomplished by means of a respective output port of each channel adapted to forward successive blocks of the sub-stream.
- the respective output port of each channel is selected based on the predetermined channel sort order.
- Successive blocks of the sub-stream from each channel may be received through respective input ports.
- the respective input port associated with each channel is selected based on a desired order of blocks within the recovered sub-stream.
- the received blocks can be interleaved in a sequential order of the respective input ports to generate the recovered sub-stream
- the respective output port through which successive blocks of any one sub-stream are forwarded is different for each channel.
- the present invention enables increased signal reach by facilitating an even distribution of bit errors due to noise across the sub-streams.
- Aharmonic interleaving produces an irregular distribution of blocks of data (e.g. bits) of each sub-stream within the high-speed data signal, thereby reducing the probability that error bursts resulting from low frequency will be localized within, and thus corrupt, some sub-streams more than others.
- FIG. 1 is a block diagram illustrating exemplary elements of a communications network in which the present invention may be deployed;
- FIG. 2 is a block diagram illustrating operation of an interleaver in accordance with an embodiment of the present invention
- FIG. 3 is a block diagram illustrating exemplary elements of the interleaver of FIG. 2.
- FIG. 4 is a block diagram illustrating exemplary elements of a deinterleaver usable in conjunction with the interleaver of FIG. 2 for recovering interleaved sub-streams.
- FIG. 1 is a block diagram schematically illustrating principle elements in a system in accordance with the present invention.
- a data communications network 2 comprises a plurality of nodes 4 connected by respective optical links 6 .
- each node 4 is considered to be a network element in which received optical signals are optical/electrical converted (e.g. for signal regeneration and/or pointer processing) prior to electrical/optical conversion and subsequent transmission through a downstream link.
- Exemplary network elements of this type include add-drop-multiplexers (ADMs), routers, and cross-connects.
- Each link 6 may comprise one of more optical fiber spans, and traverse one or more optical network devices (e.g. optical amplifiers) intermediate the transmitting and receiving nodes 4 a , 4 b at opposite ends of the link 6 .
- the link 6 is illustrated as a single span between the transmitting and receiving nodes 4 a , 4 b .
- the link 6 may include multiple spans, and traverse multiple optical network devices.
- the system of the present invention comprises an aharmonic interleaver 8 within the transmitting end node 4 a , which operates to interleave a plurality of sub-streams 10 into a single high speed data signal 12 .
- the data signal 12 is then electrical/optical converted for transmission through the link 6 to the receiving node 4 b .
- an aharmonic deinterleaver 14 is provided for extracting recovered sub-streams 16 from the high-speed data signal 12 , following optical/electrical conversion.
- Each sub-stream 10 may be Forward Error Correction (FEC) encoded in accordance with a known FEC encoding scheme (e.g. BCH) to form sequential FEC blocks (e.g. of 4608 bits in length) FEC encoding in this manner is known to provide error tolerance in low signal-to-noise ratio environments, by enabling errored bits to be corrected within the receiving node 4 b .
- FEC Forward Error Correction
- aharmonic interleaving of sub-streams 10 ensures that error bursts due to low frequency noise (e.g. within the link 6 ) are distributed across all of the recovered sub-streams 16 .
- aharmonic interleaving means that the location of interleaved bits of any one sub-stream 10 within the high speed data signal 12 , are aharmonic with respect to the transmission rate (e.g. any one of more of the line rate, a frame rate, or the FEC block rate) of the high speed data signal 12 .
- the transmission rate e.g. any one of more of the line rate, a frame rate, or the FEC block rate
- the transmission rate e.g. any one of more of the line rate, a frame rate, or the FEC block rate
- Aharmonic interleaving in accordance with the present invention produces a high speed data signal 12 in which the interleaved bits of any one sub-stream 10 are located at irregular intervals.
- This can efficiently be accomplished by means of an interleaving pattern in which the ordering of bits within any two consecutive N-bit sequences (where N>2) is different.
- the interleaving pattern covers a set of two or more N-bit sequences, and is designed such that the ordering of bits within each of these N-bit sequences is unique across the set.
- FIGS. 2 and 3 respectively illustrate operations and elements of an exemplary aharmonic interleaver 8 in accordance with the present invention.
- An exemplary aharmonic deinterleaver 14 is illustrated in FIG. 4.
- FIG. 2 is a block diagram schematically illustrating operations of an exemplary aharmonic interleaver 8 in accordance with an embodiment of the present invention.
- the aharmonic interleaver comprises an inverse multiplexing stage 18 which operates to distribute each substream 10 across a set of N channels 20 . This may be accomplished by means of parallel inverse multiplexers 22 , each of which operates to forward successive blocks 24 of a respective substream 10 to each one of the N channels 20 .
- Each block 24 may be of any convenient size. Thus, for example, each block 24 may correspond to a single bit; a byte; a word made up of a plurality of bytes; an FEC block; or, in fact, an entire SONET frame.
- the number, N, of channels 20 is generally arbitrary (provided that N>2), and may be less than, equal to, or greater than the number M of substreams 10 , as desired.
- each channel 20 data blocks 24 received from each of the inverse multiplexers 22 are arranged in series and supplied to a respective input of a signal multiplexer 26 .
- each channel 20 carries corresponding data blocks 24 from each of the substreams 10 .
- a first channel 20 a carries block ( 1 ) from each substream 10
- a second channel 20 b carries blockt ( 2 ) of each substream 10
- a third channel 20 c carries block ( 3 ) from each substream 10 , etc.
- each channel 20 the data blocks 24 from each substream 10 are arranged in accordance with a predetermined sort order, based on the substream 10 from which each block 24 within the channel 20 was sourced.
- a predetermined sort order based on the substream 10 from which each block 24 within the channel 20 was sourced.
- at least two different sort orders are used, so that blocks 24 of any one substream 10 will occupy different locations within respective different channels 20 .
- N different sort orders are used, so that the sort order of each channel 20 is unique.
- the blocks 24 of any one substream 10 will occupy uniquely different locations within each of the channels 20 .
- any arbitrary sort order may be used within each channel 20 .
- the sort order may be pseudo-random, or alternatively may follow a cyclic pattern extending across all of the N channels 20 .
- the signal multiplexer 26 operates to sequentially interleave blocks 24 from the channels 20 into the high speed data signal 12 . While this interleaving function may be conventional (and thus utilize conventional sequential interleaving hardware and/or software), the result of this operation is an interleaving pattern characterized by an irregular arrangement of blocks 24 within the high speed data signal 12 .
- the high speed data signal 12 can be considered to comprise a set of sequential N-block sequences 28 formed by the signal multiplexer 26 sequentially interleaving respective blocks 24 from each of the channels 20 .
- the number M of N-block sequences 28 within the set is at least two, and will, in general, equal the number of channels 20 .
- a particularly convenient embodiment utilizes an arrangement in which the number N of channels 20 equals the number of sub-streams 10 , and thus also equals the number M of N-block sequences 28 in the set.
- a single N-block sequence 28 of the high speed data signal 12 is shown, which is the result of interleaving a first block 24 from each one of the N channels 20 .
- a successive N-block sequence 28 (not shown) would be formed by interleaving the next block 24 from each one of the channels 20 .
- the interleaving pattern i.e. the ordering of blocks 24
- each successive N-block sequence 28 will correspond to the column-wise ordering of blocks 24 across all of the N channels 20 , and thus it will be seen that the interleaving pattern of any two successive N-block sequences 28 of the high speed data signal 12 will be different.
- FIG. 3 is a block diagram schematically illustrating principle elements in an exemplary aharmonic interleaver 8 in accordance with an embodiment of the present invention.
- Each channel interleaver 30 comprises a plurality of input ports 32 , with each port 32 being connected to receive a bit from a respective one of the substream inverse multiplexers 22 .
- This approach enables the channel interleaver 30 to have a conventional construction, and operate in a conventional manner to interleave bits received at each of its input ports 32 to generate a respective channel signal 34 which is passed to the multiplexer 26 .
- the unique sort order of bits within each channel signal 34 can thus be provided by means of the connectivity pattern between each substream inverse multiplexer 22 and corresponding input ports 32 of each one of the channel interleavers 30 . For example, in the embodiment of FIG.
- the inverse multiplexer 22 a of a first substream 10 a is connected to input port (a) of channel interleaver 30 a ; port (b) of channel interleaver 30 b ; port (c) of channel interleaver 30 c ; and port (d) of channel interleaver 30 d .
- the connectivity pattern of the inverse multiplexer 22 b of a second substream 10 b differs from that of the first substream 10 a in that it is connected to: port (b) of channel interleaver 30 a ; port (c) of channel interleaver 30 b ; port (d) of channel interleaver 30 c ; and port (a) of channel interleaver 30 d .
- the inverse multiplexer 22 c of a third substream 10 c is connected to port (c) of channel interleaver 30 a ; port (d) of channel interleaver 30 b ; port (a) of channel interleaver 30 c ; and port (b) of channel interleaver 30 d .
- the inverse multiplexer 20 d of the fourth substream 10 d is connected to port (d) of channel interleaver 30 a ; port (a) of channel interleaver 30 b ; port (b) of channel interleaver 30 c ; and port (c) of channel interleaver 30 d .
- the connectivity pattern between each substream inverse multiplexer 22 and the respective ports 32 of each channel interleaver 30 is unique, and differs from the sequential ordering of the substreams 10 .
- the connectivity pattern between the substream inverse multiplexers 22 and respective ports of the channel interleavers 30 can be arbitrary, and may follow a cyclic pattern (as shown in the embodiment of FIG. 3), or may be pseudo-random. In either case, sequentially interleaving bits received through each of the input ports 32 , in a conventional manner (that is, following the sequential order of the ports 32 ) yields a unique ordering of bits within each of the channel signals 34 , as shown in FIG. 3.
- FIG. 4 is a block diagram schematically illustrating principle elements in an aharmonic deinterleaver 14 designed for use in conjunction with the aharmonic interleaver 8 of FIG. 3.
- the aharmonic deinterleaver 14 operates to reverse the interleaving operation of the aharmonic interleaver 8 , and thereby extract recovered substreams 16 respectively corresponding to each of the input substreams 10 .
- this can be accomplished by means of an aharmonic deinterleaver 14 composed of elements mirroring those of the aharmonic interleaver 8 .
- the aharmonic deinterleaver 14 comprises a signal demultiplexer 36 which operates in a conventional manner to separate the incoming high speed data stream 12 into a set of parallel recovered channel signals 38 respectively corresponding to each one of the channel signals 34 that were multiplexed into the high speed data signal 12 within the aharmonic interleaver 8 .
- Each recovered channel signal 38 is supplied to a respective channel deinterleaver 40 which operates in a conventional manner to deinterleave each recovered channel signal 38 to output successive bits of each recovered substream 16 through a respective output port 42 .
- Respective bits of each recovered substream 16 are forwarded from each channel deinterleaver 40 to respective substream multiplexers 44 which operate, again in a conventional manner, to interleave bits received from each channel deinterleaver 40 to generate a respective recovered substream 16 .
- Correct ordering of bits within each recovered substream 16 is ensured by the connectivity pattern between the output ports 42 of each channel deinterleaver 40 and corresponding input ports 46 of the substream multiplexers 44 .
- this connectivity pattern is a mirror image of the connectivity pattern between substream inverse multiplexers 22 and input ports 32 of the channel interleavers 30 within the aharmonic interleaver 8 of FIG. 3.
- the present invention provides a methods and apparatus for aharmonicaly interleaving multiple sub-streams into a high speed data signal, and for deinterleaving the high speed data signal to recover the sub-streams.
- the resulting irregular distribution of bits of each sub-stream within the high speed data signal reduces the probability that error bursts due to low frequency noise will be localized in one or more of the recovered sub-stream extracted from the high speed data signal.
- This improved distribution of bit errors across the sub-streams reduces bit error rates in the most highly errored sub-streams, and thereby enables an increase in signal reach.
Abstract
Description
- This is the first application filed for the present invention.
- Not Applicable.
- The present invention relates to high speed data communications, and in particular to a method and system for aharmonic interleaving of multiple sub-streams into a high speed data signal.
- In the modern communications network space, signal reach and spectral density are important factors in overall network cost. Assuming other factors to be equal, increases in either signal reach or spectral density tend to reduce overall network cost and are thus very attractive to network service providers.
- Signal reach is the distance that an optical signal can be transmitted through a fiber, before conversion to electronic form is required to perform signal regeneration. Using suitable optical amplifiers and optical processing techniques, between 10 and 20 fiber spans (of 40-80 km each) can be traversed by an optical signal before optical/electrical conversion and regeneration are required.
- Spectral density, which is normally expressed in terms of bits/sec/Hz (b/s/Hz), is a measure of the extent to which the theoretical maximum bandwidth capacity of an optical channel is utilized. This value is generally determined by dividing the line rate (in bits/sec.) of a channel by the optical frequency (in Hz) of that channel. A spectral density of 1 indicates that, for a given channel, the line rate and optical frequency are equal. Existing telecommunications systems commonly operate at line rates of approximately 2.5 Gb/s to 40 Gb/s. At a line rate of 10 Gb/s, current Wavelength Division Multiplexed (WDM) (or Dense Wave Division Multiplexed (DWDM)) transmission systems achieve a spectral density of approximately 0.1 b/s/Hz. If the line rate is increased to 40 Gb/s, the spectral density increases to approximately 0.4 b/s/Hz, illustrating the advantages of increasing the line rate.
- However, increasing the line rate raises a number of difficulties. In particular, at line rates of about 10 Gb/s and higher, the physical (e.g. electrical and optical characteristics) of signal processing equipment and optical fiber have an increasingly important effect on the signal-to-noise ratio at the receiving end of a link, which manifests itself as an increased bit error rate of the regenerated signal. For example, optical signal generators (e.g. lasers and modulators) and optical multiplexers are subject to manufacturing tolerances, which may result in signals in some channels being weaker than signals in other channels. These manufacturing tolerances may also introduce noise into one or more channels, which may contain harmonics of the line rate. Furthermore, it is known that optical cross-talk between adjacent channels does not affect all wavelengths equally, so that some channels may be more prone to optical cross-talk than others.
- One known method of addressing these difficulties is to interleave a plurality of parallel FEC encoded sub-streams (e.g. having a line rate of 2.5 Gb/s), into a high-speed signal for transmission through the data link. The sub-streams can be FEC encoded (e.g. using a conventional BCH) to form respective FEC blocks (e.g. of 4608 bits in length), in a manner known in the art. Interleaving FEC blocks has the effect of distributing bits of each sub-stream within the high-speed signal. This, in turn, distributes the effects of noise among the sub-streams, and thereby reduces the probability that the error-correction capacity of the FEC encoding will be exceeded for any one channel.
- However, this method results in a recurring harmonic relationship between bits of each sub-stream within the high-speed signal. For example, using a conventional bit-wise interleaving pattern, to interleave 16 sub-streams, one bit of each sub-stream occupies every 16th bit of the high-speed signal. Furthermore, a bit of, for example, sub-stream No.6 always lays between corresponding bits of sub-streams Nos.5 and 7. This situation renders the high-speed signal vulnerable to patterning of signal degradation, which tends to produce repeating localized bursts of errors within the high-speed signal. Such patterning of signal degradation may, for example, result from noise introduced into the high speed signal by the interleaver, and having a frequency that is an harmonic of the interleaving frequency.
- In general, the effects of noise become progressively more pronounced as the frequency of a noise component more closely approximates an harmonic of the high-speed signal, as this tends to produce signal degradation patterning characterized by localized error bursts concentrated within only a few of the sub-steams. This is undesirable because the error rates in the affected sub-streams may be too high to be corrected by the FEC encoding, while unaffected sub-streams will have underutilized error-correction capabilities.
- Accordingly, a method and apparatus enabling increased signal reach by distributing the effects of recurring error bursts among interleaved sub-streams, remains highly desirable.
- Thus, an object of the present invention is to provide a method and apparatus for interleaving a plurality of sub-streams such that recurring error bursts are distributed across all of the interleaved sub-streams.
- An aspect of the present invention provides a method of interleaving a plurality of sub-streams into a high-speed data signal. Successive blocks of data from each sub-stream are interleaved into the high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides an aharmonic interleaver adapted to interleave a plurality of sub-streams into a high-speed data signal. The aharmonic interleaver comprises means for interleaving successive blocks of data from each sub-stream into the high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides a method of recovering a plurality of sub-streams aharmonicaly interleaved within a high-speed data signal. Successive blocks of data of each sub-stream are deinterleaved from the high-speed data signal using a predetermined deinterleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides an aharmonic deinterleaver adapted to recover a plurality of sub-streams aharmonically interleaved within a high-speed data signal. The aharmonic deinterleaver comprises means for deinterleaving successive blocks of data of each sub-stream from the high-speed data signal using a predetermined deinterleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal.
- Another aspect of the invention provides a method of conveying data traffic through a link of a communications network. Successive blocks of data from each one of a plurality of sub-streams are interleaved into a high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal. The high speed data signal is then transported through the link, and subsequently deinterleaved to recover the plurality of sub-streams.
- Another aspect of the invention provides an system for conveying data traffic through a link of a communications network. The system comprises: means for interleaving successive blocks of data from each one of a plurality of sub-streams into a high-speed data signal using a predetermined interleaving pattern that is different for two consecutive sequences of N (an integer >2) blocks of data within the high-speed data signal; means for transporting the high speed data signal through the link; and means for deinterleaving the high seed data signal to recover the plurality of sub-streams.
- Each block of data preferably includes at least one bit.
- In some embodiments, the number N of blocks within each N-block sequence is equal to the number of substreams.
- Each sub-stream may be Forward Error Correction (FEC) encoded. This FEC encoding of each sub-stream may utilize a conventional FEC encoding scheme. In embodiments in which sub-streams are FEC encoded, the FEC encoding or each sub-stream is preferably independent of the FEC encoding of other sub-streams.
- In some embodiments, the interleaving pattern is unique for each one of a set of M (an integer≧2) consecutive N-block sequences of the high speed data signal. The number M of N-block sequences may be equal to the number of sub-streams.
- In some embodiments, interleaving of successive blocks of data from each sub-stream into the high-speed data signal may be accomplished by: inverse-multiplexing each one of the sub-streams across N channels; sorting blocks within each channel in accordance with a predetermined channel sort order; and interleaving successive blocks from each of the channels into the high speed data signal.
- The respective predetermined sort order of each channel may be unique. In some embodiments, the respective predetermined sort order of any one channel is related to the respective predetermined sort order of an adjacent channel. In some embodiments, the respective predetermined sort order of at least one channel is pseudo-random.
- In some embodiments, sorting the blocks within each channel may be accomplished by means of a respective input port of the channel adapted for receiving successive blocks of each sub-stream. The respective input port associated with any one sub-stream is selected based on the predetermined sort order of the channel. The received blocks may then be interleaved in a sequential order of the input ports of the channel. The respective input port associated with any one sub-stream may be different for each channel.
- Interleaving successive blocks from each of the channels into the high speed data signal may be accomplished by interleaving one block from each channel into a respective N-block sequence.
- In some embodiments, successive blocks of data of each sub-stream -may be deinterleaved from the high-speed data signal by inverse-multiplexing the high speed data signal into N parallel recovered channel signals. Each channel signal includes respective blocks of each sub-stream arranged in accordance with a respective predetermined channel sort order. Respective blocks of each sub-stream are deinterleaved from each channel signal, and the respective blocks of each sub-stream are then sorted.
- In some embodiments, sorting of the respective blocks of each sub-stream may be accomplished by means of a respective output port of each channel adapted to forward successive blocks of the sub-stream. The respective output port of each channel is selected based on the predetermined channel sort order. Successive blocks of the sub-stream from each channel may be received through respective input ports. The respective input port associated with each channel is selected based on a desired order of blocks within the recovered sub-stream. Finally, the received blocks can be interleaved in a sequential order of the respective input ports to generate the recovered sub-stream
- In some embodiments, the respective output port through which successive blocks of any one sub-stream are forwarded is different for each channel.
- Thus the present invention enables increased signal reach by facilitating an even distribution of bit errors due to noise across the sub-streams. Aharmonic interleaving produces an irregular distribution of blocks of data (e.g. bits) of each sub-stream within the high-speed data signal, thereby reducing the probability that error bursts resulting from low frequency will be localized within, and thus corrupt, some sub-streams more than others.
- Further features and advantages of the present invention will become apparent from the following detailed description, taken in combination with the appended drawings, in which:
- FIG. 1 is a block diagram illustrating exemplary elements of a communications network in which the present invention may be deployed;
- FIG. 2 is a block diagram illustrating operation of an interleaver in accordance with an embodiment of the present invention;
- FIG. 3 is a block diagram illustrating exemplary elements of the interleaver of FIG. 2; and
- FIG. 4 is a block diagram illustrating exemplary elements of a deinterleaver usable in conjunction with the interleaver of FIG. 2 for recovering interleaved sub-streams.
- It will be noted that throughout the appended drawings, like features are identified by like reference numerals.
- The present invention provides a system for interleaving multiple data sub-streams into a high-speed data signal, such that the effects of noise are distributed across all of the interleaved sub-streams. FIG. 1 is a block diagram schematically illustrating principle elements in a system in accordance with the present invention.
- As is known in the art, a
data communications network 2 comprises a plurality ofnodes 4 connected by respectiveoptical links 6. For the purposes of the present invention, eachnode 4 is considered to be a network element in which received optical signals are optical/electrical converted (e.g. for signal regeneration and/or pointer processing) prior to electrical/optical conversion and subsequent transmission through a downstream link. Exemplary network elements of this type include add-drop-multiplexers (ADMs), routers, and cross-connects. Eachlink 6 may comprise one of more optical fiber spans, and traverse one or more optical network devices (e.g. optical amplifiers) intermediate the transmitting and receivingnodes link 6. In the illustrated embodiment, thelink 6 is illustrated as a single span between the transmitting and receivingnodes link 6 may include multiple spans, and traverse multiple optical network devices. - As shown in FIG. 1, the system of the present invention comprises an
aharmonic interleaver 8 within the transmittingend node 4 a, which operates to interleave a plurality of sub-streams 10 into a single high speed data signal 12. The data signal 12 is then electrical/optical converted for transmission through thelink 6 to the receivingnode 4 b. Within the receivingnode 4 b, anaharmonic deinterleaver 14 is provided for extracting recovered sub-streams 16 from the high-speed data signal 12, following optical/electrical conversion. - Each sub-stream10 may be Forward Error Correction (FEC) encoded in accordance with a known FEC encoding scheme (e.g. BCH) to form sequential FEC blocks (e.g. of 4608 bits in length) FEC encoding in this manner is known to provide error tolerance in low signal-to-noise ratio environments, by enabling errored bits to be corrected within the receiving
node 4 b. For example, the conventional BCH(30) encoding scheme enables correction of up to 30 errored bits within a 4608-bit FEC block. - In all cases, aharmonic interleaving of sub-streams10 ensures that error bursts due to low frequency noise (e.g. within the link 6) are distributed across all of the recovered sub-streams 16. In cases where each of the sub-streams 10 are independently FEC encoded (as opposed to FEC encoding the high speed data signal 12), this reduces the probability that the error correction capabilities of the FEC encoding scheme will be exhausted for any one of the recovered sub-streams 16.
- In general, aharmonic interleaving means that the location of interleaved bits of any one sub-stream10 within the high speed data signal 12, are aharmonic with respect to the transmission rate (e.g. any one of more of the line rate, a frame rate, or the FEC block rate) of the high speed data signal 12. For example, for a system in which 16 sub-streams 10 are interleaved into the high speed data signal 12, conventional bit-wise interleaving results in the interleaved bits of any one sub-stream 10 being located at regular, 16-bit intervals within the high speed data signal 12. Aharmonic interleaving in accordance with the present invention produces a high speed data signal 12 in which the interleaved bits of any one sub-stream 10 are located at irregular intervals. This can efficiently be accomplished by means of an interleaving pattern in which the ordering of bits within any two consecutive N-bit sequences (where N>2) is different. Preferably, the interleaving pattern covers a set of two or more N-bit sequences, and is designed such that the ordering of bits within each of these N-bit sequences is unique across the set. FIGS. 2 and 3 respectively illustrate operations and elements of an
exemplary aharmonic interleaver 8 in accordance with the present invention. Anexemplary aharmonic deinterleaver 14 is illustrated in FIG. 4. - FIG. 2 is a block diagram schematically illustrating operations of an
exemplary aharmonic interleaver 8 in accordance with an embodiment of the present invention. As shown in FIG. 2, the aharmonic interleaver comprises aninverse multiplexing stage 18 which operates to distribute each substream 10 across a set of N channels 20. This may be accomplished by means of parallel inverse multiplexers 22, each of which operates to forward successive blocks 24 of a respective substream 10 to each one of the N channels 20. Each block 24 may be of any convenient size. Thus, for example, each block 24 may correspond to a single bit; a byte; a word made up of a plurality of bytes; an FEC block; or, in fact, an entire SONET frame. The number, N, of channels 20 is generally arbitrary (provided that N>2), and may be less than, equal to, or greater than the number M of substreams 10, as desired. - Within each channel20, data blocks 24 received from each of the inverse multiplexers 22 are arranged in series and supplied to a respective input of a
signal multiplexer 26. As can be seen from FIG. 2, each channel 20 carries corresponding data blocks 24 from each of the substreams 10. Thus, in the illustrated embodiment, afirst channel 20 a carries block (1) from each substream 10; asecond channel 20 b carries blockt (2) of each substream 10; athird channel 20 c carries block (3) from each substream 10, etc. Within each channel 20, the data blocks 24 from each substream 10 are arranged in accordance with a predetermined sort order, based on the substream 10 from which each block 24 within the channel 20 was sourced. In accordance with the present invention, at least two different sort orders are used, so that blocks 24 of any one substream 10 will occupy different locations within respective different channels 20. Preferably, N different sort orders are used, so that the sort order of each channel 20 is unique. Thus, the blocks 24 of any one substream 10 will occupy uniquely different locations within each of the channels 20. In general, any arbitrary sort order may be used within each channel 20. Thus, for example, the sort order may be pseudo-random, or alternatively may follow a cyclic pattern extending across all of the N channels 20. - The
signal multiplexer 26 operates to sequentially interleave blocks 24 from the channels 20 into the high speed data signal 12. While this interleaving function may be conventional (and thus utilize conventional sequential interleaving hardware and/or software), the result of this operation is an interleaving pattern characterized by an irregular arrangement of blocks 24 within the high speed data signal 12. In particular, the high speed data signal 12 can be considered to comprise a set of sequential N-block sequences 28 formed by thesignal multiplexer 26 sequentially interleaving respective blocks 24 from each of the channels 20. The number M of N-block sequences 28 within the set is at least two, and will, in general, equal the number of channels 20. A particularly convenient embodiment utilizes an arrangement in which the number N of channels 20 equals the number of sub-streams 10, and thus also equals the number M of N-block sequences 28 in the set. - In the illustration of FIG. 2, a single N-
block sequence 28 of the high speed data signal 12 is shown, which is the result of interleaving a first block 24 from each one of the N channels 20. A successive N-block sequence 28 (not shown) would be formed by interleaving the next block 24 from each one of the channels 20. As may be seen from FIG. 2, the interleaving pattern (i.e. the ordering of blocks 24) in each successive N-block sequence 28 will correspond to the column-wise ordering of blocks 24 across all of the N channels 20, and thus it will be seen that the interleaving pattern of any two successive N-block sequences 28 of the high speed data signal 12 will be different. It will be appreciated that, if the sort order of blocks 24 in each of the channels 20 is unique, the corresponding interleaving pattern of each one of the M N-block sequences 28 will also be unique. The resulting irregular distribution of blocks 24 of any one substream 10 within the high speed data signal 12 reduces the probability that low frequency noise will produce error bursts localized within any one recovered sub-stream 16. - FIG. 3 is a block diagram schematically illustrating principle elements in an
exemplary aharmonic interleaver 8 in accordance with an embodiment of the present invention. In the embodiment of FIG. 3, a set of M=4 substreams 10 are interleaved bit-wise (that is, each block 24 corresponds to a single bit) into the high speed data signal 12. This is accomplished by inverse multiplexing each of the substreams 10 across a set of N=4 channels 20, each of which operates to arrange its respective received bits in accordance with a predetermined unique sort order. As shown in FIG. 3, this may conveniently be accomplished by providing each channel 20 with a respective channel interleaver 30. Each channel interleaver 30 comprises a plurality of input ports 32, with each port 32 being connected to receive a bit from a respective one of the substream inverse multiplexers 22. This approach enables the channel interleaver 30 to have a conventional construction, and operate in a conventional manner to interleave bits received at each of its input ports 32 to generate a respective channel signal 34 which is passed to themultiplexer 26. The unique sort order of bits within each channel signal 34 can thus be provided by means of the connectivity pattern between each substream inverse multiplexer 22 and corresponding input ports 32 of each one of the channel interleavers 30. For example, in the embodiment of FIG. 3, theinverse multiplexer 22 a of afirst substream 10 a is connected to input port (a) ofchannel interleaver 30 a; port (b) ofchannel interleaver 30 b; port (c) ofchannel interleaver 30 c; and port (d) ofchannel interleaver 30 d. The connectivity pattern of theinverse multiplexer 22 b of asecond substream 10 b differs from that of the first substream 10 ain that it is connected to: port (b) ofchannel interleaver 30 a; port (c) ofchannel interleaver 30 b; port (d) ofchannel interleaver 30 c; and port (a) ofchannel interleaver 30 d. Theinverse multiplexer 22 c of athird substream 10 c is connected to port (c) ofchannel interleaver 30 a; port (d) ofchannel interleaver 30 b; port (a) ofchannel interleaver 30 c; and port (b) ofchannel interleaver 30 d. Finally, the inverse multiplexer 20 d of thefourth substream 10 d is connected to port (d) ofchannel interleaver 30 a; port (a) ofchannel interleaver 30 b; port (b) ofchannel interleaver 30 c; and port (c) ofchannel interleaver 30 d. Thus it can be seen that the connectivity pattern between each substream inverse multiplexer 22 and the respective ports 32 of each channel interleaver 30 is unique, and differs from the sequential ordering of the substreams 10. In principle, the connectivity pattern between the substream inverse multiplexers 22 and respective ports of the channel interleavers 30 can be arbitrary, and may follow a cyclic pattern (as shown in the embodiment of FIG. 3), or may be pseudo-random. In either case, sequentially interleaving bits received through each of the input ports 32, in a conventional manner (that is, following the sequential order of the ports 32) yields a unique ordering of bits within each of the channel signals 34, as shown in FIG. 3. - FIG. 4 is a block diagram schematically illustrating principle elements in an
aharmonic deinterleaver 14 designed for use in conjunction with theaharmonic interleaver 8 of FIG. 3. As described above with respect to FIG. 1, theaharmonic deinterleaver 14 operates to reverse the interleaving operation of theaharmonic interleaver 8, and thereby extract recovered substreams 16 respectively corresponding to each of the input substreams 10. As shown in FIG. 4, this can be accomplished by means of an aharmonic deinterleaver 14 composed of elements mirroring those of theaharmonic interleaver 8. Thus theaharmonic deinterleaver 14 comprises asignal demultiplexer 36 which operates in a conventional manner to separate the incoming highspeed data stream 12 into a set of parallel recovered channel signals 38 respectively corresponding to each one of the channel signals 34 that were multiplexed into the high speed data signal 12 within theaharmonic interleaver 8. Each recovered channel signal 38 is supplied to a respective channel deinterleaver 40 which operates in a conventional manner to deinterleave each recovered channel signal 38 to output successive bits of each recovered substream 16 through arespective output port 42. Respective bits of each recovered substream 16 are forwarded from each channel deinterleaver 40 to respective substream multiplexers 44 which operate, again in a conventional manner, to interleave bits received from each channel deinterleaver 40 to generate a respective recovered substream 16. Correct ordering of bits within each recovered substream 16 is ensured by the connectivity pattern between theoutput ports 42 of each channel deinterleaver 40 andcorresponding input ports 46 of the substream multiplexers 44. As may be seen by comparison between FIGS. 3 and 4, this connectivity pattern is a mirror image of the connectivity pattern between substream inverse multiplexers 22 and input ports 32 of the channel interleavers 30 within theaharmonic interleaver 8 of FIG. 3. - Thus it will be seen that the present invention provides a methods and apparatus for aharmonicaly interleaving multiple sub-streams into a high speed data signal, and for deinterleaving the high speed data signal to recover the sub-streams. The resulting irregular distribution of bits of each sub-stream within the high speed data signal reduces the probability that error bursts due to low frequency noise will be localized in one or more of the recovered sub-stream extracted from the high speed data signal. This improved distribution of bit errors across the sub-streams reduces bit error rates in the most highly errored sub-streams, and thereby enables an increase in signal reach.
- The embodiment(s) of the invention described above is(are) intended to be exemplary only. The scope of the invention is therefore intended to be limited solely by the scope of the appended claims.
Claims (88)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/789,559 US6959019B2 (en) | 2001-02-22 | 2001-02-22 | Aharmonic interleaving of forward error corrected (FEC) signals |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/789,559 US6959019B2 (en) | 2001-02-22 | 2001-02-22 | Aharmonic interleaving of forward error corrected (FEC) signals |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020114358A1 true US20020114358A1 (en) | 2002-08-22 |
US6959019B2 US6959019B2 (en) | 2005-10-25 |
Family
ID=25147984
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/789,559 Expired - Lifetime US6959019B2 (en) | 2001-02-22 | 2001-02-22 | Aharmonic interleaving of forward error corrected (FEC) signals |
Country Status (1)
Country | Link |
---|---|
US (1) | US6959019B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030179783A1 (en) * | 2002-03-20 | 2003-09-25 | Fujitsu Limited | Wavelength division multiplexing transmission system |
US20040096213A1 (en) * | 2002-11-20 | 2004-05-20 | Perkins Drew D. | Method and apparatus for deploying forward error correction in optical transmission networks and the deployment of photonic integrated circuit (PIC) chips with the same |
EP1545011A1 (en) * | 2003-12-17 | 2005-06-22 | Alcatel | Optimized interleaving of digital signals |
US20060228116A1 (en) * | 2005-03-31 | 2006-10-12 | Nortel Networks Limited | Method and apparatus for improving dual-polarization optical communication performance |
US7149432B1 (en) * | 2000-11-28 | 2006-12-12 | Nortel Networks Limited | Method and apparatus for equalization across plural data channels |
WO2008087351A3 (en) * | 2006-12-29 | 2008-09-12 | France Telecom | Dynamic time interleaving method and device therefor |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2354285A1 (en) * | 2001-07-27 | 2003-01-27 | Ramesh Mantha | Method, system and apparatus for transmitting interleaved data between stations |
NL1023631C2 (en) * | 2003-06-10 | 2004-12-14 | Tno | Connection system, inverse multiplexer, data communication network, method and computer program. |
JP4878958B2 (en) * | 2006-08-22 | 2012-02-15 | 株式会社エヌ・ティ・ティ・ドコモ | Wireless communication apparatus and wireless communication method |
US20130191696A1 (en) | 2012-01-19 | 2013-07-25 | Ciena Corporation | Parity frame |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5056087A (en) * | 1989-03-10 | 1991-10-08 | Gec Plessey Telecommunications Limited | Pcm communication system |
US5757802A (en) * | 1994-12-24 | 1998-05-26 | Lg Electronics Inc. | Audio/video bit stream interleaving method for variable bit rate encoder |
US5892771A (en) * | 1996-12-11 | 1999-04-06 | Intraplex Incorporated | System for establishing a TDM information protocol over a communications path |
US6229824B1 (en) * | 1999-05-26 | 2001-05-08 | Xm Satellite Radio Inc. | Method and apparatus for concatenated convolutional endcoding and interleaving |
US6356550B1 (en) * | 1999-07-30 | 2002-03-12 | Mayan Networks Corporation | Flexible time division multiplexed bus using sonet formatting |
-
2001
- 2001-02-22 US US09/789,559 patent/US6959019B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5056087A (en) * | 1989-03-10 | 1991-10-08 | Gec Plessey Telecommunications Limited | Pcm communication system |
US5757802A (en) * | 1994-12-24 | 1998-05-26 | Lg Electronics Inc. | Audio/video bit stream interleaving method for variable bit rate encoder |
US5892771A (en) * | 1996-12-11 | 1999-04-06 | Intraplex Incorporated | System for establishing a TDM information protocol over a communications path |
US6229824B1 (en) * | 1999-05-26 | 2001-05-08 | Xm Satellite Radio Inc. | Method and apparatus for concatenated convolutional endcoding and interleaving |
US6356550B1 (en) * | 1999-07-30 | 2002-03-12 | Mayan Networks Corporation | Flexible time division multiplexed bus using sonet formatting |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7149432B1 (en) * | 2000-11-28 | 2006-12-12 | Nortel Networks Limited | Method and apparatus for equalization across plural data channels |
US20030179783A1 (en) * | 2002-03-20 | 2003-09-25 | Fujitsu Limited | Wavelength division multiplexing transmission system |
US20040096213A1 (en) * | 2002-11-20 | 2004-05-20 | Perkins Drew D. | Method and apparatus for deploying forward error correction in optical transmission networks and the deployment of photonic integrated circuit (PIC) chips with the same |
US7570671B2 (en) | 2002-11-20 | 2009-08-04 | Infinera Corporation | Method and apparatus for deploying forward error correction in optical transmission networks and the deployment of photonic integrated circuit (PIC) chips with the same |
EP1545011A1 (en) * | 2003-12-17 | 2005-06-22 | Alcatel | Optimized interleaving of digital signals |
US20050149820A1 (en) * | 2003-12-17 | 2005-07-07 | Alcatel | Optimized interleaving of digital signals |
US20060228116A1 (en) * | 2005-03-31 | 2006-10-12 | Nortel Networks Limited | Method and apparatus for improving dual-polarization optical communication performance |
US7894724B2 (en) * | 2005-03-31 | 2011-02-22 | Ciena Corporation | Method and apparatus for improving dual-polarization optical communication performance |
WO2008087351A3 (en) * | 2006-12-29 | 2008-09-12 | France Telecom | Dynamic time interleaving method and device therefor |
US20110002323A1 (en) * | 2006-12-29 | 2011-01-06 | France Telecom | Dynamic time interleaving method and an associated device |
US8351415B2 (en) | 2006-12-29 | 2013-01-08 | France Telecom | Dynamic time interleaving method and an associated device |
Also Published As
Publication number | Publication date |
---|---|
US6959019B2 (en) | 2005-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3841990B2 (en) | FEC frame construction method and FEC multiplexing apparatus | |
EP1468563B1 (en) | Cable television return link system with high data-rate side-band communication channels | |
US6119263A (en) | System and method for transmitting data | |
US8205141B2 (en) | Virtual lane forward error correction in multilane distribution | |
US7519297B2 (en) | Cable television system with separate radio frequency hub and ethernet hub | |
JP5464752B2 (en) | Receiver, interleave and deinterleave circuit, and method | |
US7573871B2 (en) | Apparatus for processing OTN frames utilizing an efficient forward error correction | |
EP1162775A2 (en) | A method for encoding/decoding error correcting code, transmitting apparatus and network | |
EP1396954A1 (en) | Error-correction multiplexing apparatus; error-correction demultiplexing apparatus; optical transmission system using them; and error-correction multiplexing transmission method | |
US20080019706A1 (en) | System and method for transmitting data on return path of a cable television system | |
EP2009824A2 (en) | Method of Communicating Data in Communication Systems | |
Justesen et al. | Error correcting coding for OTN | |
WO1999004339A2 (en) | Method and apparatus for improving asynchronous transfer mode operation over noisy, high speed wireless links | |
EP0675620B1 (en) | Parallel data transmission unit using byte error correcting code | |
US6959019B2 (en) | Aharmonic interleaving of forward error corrected (FEC) signals | |
CA2299947A1 (en) | The application of error correction coding to transmission equipment protection | |
US7953095B2 (en) | Transmission system and transmission method | |
US9787431B2 (en) | Apparatus and method for forward error correction over a communication channel | |
US20020120902A1 (en) | Method and system for frame synchronous forward error correction | |
US6839330B1 (en) | Method and apparatus for improving asynchronous transfer mode operation over noisy, high speed wireless links | |
US7149432B1 (en) | Method and apparatus for equalization across plural data channels | |
US7689128B2 (en) | Return path transmitter with extended digital processing circuitry | |
US20080267634A1 (en) | 9b10b Code for Passive Optical Networks | |
CN108476070B (en) | System and method for optical communication | |
US7369617B2 (en) | Multi-dimensional data interleaving communications system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NORTEL NETWORKS LIMITED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ROBERTS, KIM B.;GAGNON, RONALD J.;REEL/FRAME:011558/0783;SIGNING DATES FROM 20010219 TO 20010220 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CIENA LUXEMBOURG S.A.R.L.,LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTEL NETWORKS LIMITED;REEL/FRAME:024213/0653 Effective date: 20100319 Owner name: CIENA LUXEMBOURG S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTEL NETWORKS LIMITED;REEL/FRAME:024213/0653 Effective date: 20100319 |
|
AS | Assignment |
Owner name: CIENA CORPORATION,MARYLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CIENA LUXEMBOURG S.A.R.L.;REEL/FRAME:024252/0060 Effective date: 20100319 Owner name: CIENA CORPORATION, MARYLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CIENA LUXEMBOURG S.A.R.L.;REEL/FRAME:024252/0060 Effective date: 20100319 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:CIENA CORPORATION;REEL/FRAME:033329/0417 Effective date: 20140715 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, NO Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:CIENA CORPORATION;REEL/FRAME:033347/0260 Effective date: 20140715 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: CIENA CORPORATION, MARYLAND Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH;REEL/FRAME:050938/0389 Effective date: 20191028 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, ILLINO Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:CIENA CORPORATION;REEL/FRAME:050969/0001 Effective date: 20191028 |
|
AS | Assignment |
Owner name: CIENA CORPORATION, MARYLAND Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:065630/0232 Effective date: 20231024 |