US20020121648A1 - An in0.34assb0.15/inp hfet utilizing inp channels - Google Patents

An in0.34assb0.15/inp hfet utilizing inp channels Download PDF

Info

Publication number
US20020121648A1
US20020121648A1 US09/861,538 US86153801A US2002121648A1 US 20020121648 A1 US20020121648 A1 US 20020121648A1 US 86153801 A US86153801 A US 86153801A US 2002121648 A1 US2002121648 A1 US 2002121648A1
Authority
US
United States
Prior art keywords
inp
layer
doping
channel
hfet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/861,538
Other versions
US6429468B1 (en
Inventor
Wei-Chou Hsu
Yu-Shyan Lin
Chia-Yen Yeh
Yen-Wei Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Science Council
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to NATIONAL SCIENCE COUNCIL A CORPORATION ORGANIZED UNDER THE LAWS OF TAIWAN, REPUBLIC OF CHINA reassignment NATIONAL SCIENCE COUNCIL A CORPORATION ORGANIZED UNDER THE LAWS OF TAIWAN, REPUBLIC OF CHINA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, YEN-WEI, LIN, YU-SHYAN, YEH, CHIA-YEN, HSU, WEI-CHOU
Application granted granted Critical
Publication of US6429468B1 publication Critical patent/US6429468B1/en
Publication of US20020121648A1 publication Critical patent/US20020121648A1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
    • H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
    • H01L29/7785—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material with more than one donor layer

Definitions

  • This invention for the first time, tries to develop coupled ⁇ -InP channel In 0.34 Al 0.66 As 0.85 Sb 0.15 /InP heterostructure field-effect transistor (HFET) on InP substrate through metalorganic chemical vapor deposition (MOCVD).
  • MOCVD metalorganic chemical vapor deposition
  • the two main factors for this are: (1) the energy gap(Eg) of In 0.53 Ga 0.47 As is only 0.73 eV, only half of GaAS' energy gap of 1.42 eV; and (2) The schottky potential energy barrier of In 0.52 Al 0.48 As is 0.66 ev, lower than that of AlGaAs (1eV).
  • the main purpose of this invention is to state a coupled ⁇ -InP channel In 0.34 Al 0.66 As 0.85 Sb 0.15 /InP heterostructure field-effect transistor (HFET). Whether g ds is significantly smaller than that of our previously reported InAlAsSb/InGaAs/InP HFET. These characteristics are attributed to the use of the coupled ⁇ -doped structure, InP channel, In 0.34 Al 0.66 As 0.85 Sb 0.15 Schottky layer, and to the large conduction-band discontinuity ( ⁇ Ec) at the InAlAsSb/InP heterojunction.
  • HFET heterostructure field-effect transistor
  • Another purpose of this invention is to claim a methods for to manufacture the coupled ⁇ -InP channel In 0.34 Al 0.66 As 0.85 Sb 0.15 /InP heterostructure field-effect transistor (HFET).
  • HFET heterostructure field-effect transistor
  • Table 1 illustration the comparison between the O. Aina measurements of the HFET in the invention and other components.
  • FIG. 1 the structure
  • FIG. 2 illustration the energy band migration relations of In 0.53 Ga 0.47 As and In 0.53 Ga 0.47 As/In 0.34 Al 0.66 As 0.85 Sb 0.15 at 300 K
  • FIG. 3 illustration the energy band Figure of In 0.34 Al 0.66 As 0.85 Sb 0.15 contact surface at 300 K
  • the double ⁇ doping channel InAlAsSb/InP HFET revealed in this invention is the first time that double ⁇ doping channel is build in heterogeneous structure, utilizing double ⁇ doping to enhance the electronic coupling effect between layers and achieve higher electron concentration and electrovalence rate.
  • the structure consists of:
  • the n + -Inp covering layer ( 38 ) finally formed on the Non-doping InGaAs obstructive layer ( 37 ).
  • This invention advances a heterogeneous structural material system with ⁇ -InP as the channel In AlAsSb/InP HFET.
  • This material system features with: (1) In AlAsSb Schottky layer with high energy-gap (1.8 eV) and high Schottky potential energy barrier (>0.73 eV) ; and (2) that, according to the preliminary estimation of the invention, this new InAlAsSb/InP material system is in type II structure, and the conductive band discontinuity of its junction surface is higher than that of InAlAs/InP's junction surface (0.3 eV), thus having better carrier-confining effect.
  • the channel in this invention has the following advantages: (1) high saturation speed, (2) large ⁇ -large energy band discontinuity ( ⁇ E ⁇ ⁇ L ⁇ 0.5 eV), (3) high thermal conductivity, (4) the value of energy gap is higher than that of In 0.53 Ga 0.47 As (1.35 eV), thus having higher avalanche electric field and lower impact ionization factor.
  • the 2-dimention cloud density, electrovalence rate, avalanche voltage and output conductivity of the double ⁇ doping channel In AlAsSb/InP HFET developed in this invention are better than those of conventional InP-based HEFT, demonstrating the advantage of this material.
  • the preliminary high-frequency measuring results demonstrate that its gaining cutoff frequency ( ⁇ ) of current is over 5 GHz when the length of the gate is 1.5 ⁇ m. Other researches are still being conducted.
  • the task is to design a low-noise transistor.
  • the high electrovalence rate of the component described in the invention can reduce the scattering effect of electron and donor ion and the resource of noise, it is suitable for applications in low-noise amplifiers.
  • the output power of a transistor normally limited by the control ability of that the reverse-breakdown voltage can increase the current between gate and suction, and higher initial voltage allows higher inducing current in the channel, enabling higher output power, so this component is suitable for application in high power amplifiers.
  • This invention employs low-pressure metalorganic chemical vapor deposition (LP-MOCVD), which is suitable for commercial application. And the structure and the processing procedure of the invention are also quite simple, suiting for mass production process.
  • LP-MOCVD low-pressure metalorganic chemical vapor deposition
  • the manufacturing method is growing double ⁇ doping channel InAlAsSb/In PHFET on InP substrate with LP-MOCVD:
  • the procedure is used to isolate each component to prevent the leakage current due to interaction of the components. Transferring the geometrical patterns from the photomask to the positive photoresist on the substrate with photolithography, then immerging the substrate in etchant, and finally lifting-off the photoresist with acetone.
  • the etchant for InP is mixture of H 2 PO 4 and HCl in proportion of 4:1.
  • the etchant for In AlAsSb and InGaAs is made of H 3 PO 4 , H 2 O 2 and water mixed in a proportion of 6:3:100.
  • the photoresist is removed with acetone.
  • the thickness of the growth buffer layer in the heterogeneous structure transistor is 0.5 ⁇ 1 ⁇ m..
  • a 80 ⁇ 110 ⁇ undoped InP space layer a 90 ⁇ 150 ⁇ undoped InP layer, a 200 ⁇ 500 ⁇ undoped In 0.34 Al 0.66 As 0.85 Sb 0.15 Schottky layer, a 50 ⁇ 110 ⁇ InGaAs obstructive layer, a 200 ⁇ 500 ⁇ n + -Inp covering layer.
  • the main feature of the invention is that it advances In 0.34 Al 0.66 As 0.85 Sb 0.15 /InP heterogeneous material system and applies the system in field-effect transistors.
  • AIInAs/InP HEMT has been published by O. Aina et al. ( Electron Lett. Vol. 26,No. 10, pp. 651-652 1990), and single ⁇ doping AIInAs/InP channel HEMt by Y. H. Jeong et al. ( Jpn. J. Appl. Phys. Vol. 31, No.2A, pp.
  • E g (InP) 1.35eV
  • E g (In 0.53 Ga 0.47 As) 0.75eV
  • ⁇ Ec 0.2 eV
  • ⁇ Ev 0.4 eV of InP/In 0.53 Ga 0.47 As at 300K.
  • E g (In 0.34 Al 0.66 As 0.85 Sb 0.15 ) 1.8eV
  • E g (In 0.53 Ga 0.47 As) 0.75eV
  • ⁇ Ec 0.945 eV
  • ⁇ Ev 0.105 eV of In 0.53 Ga 0.47 As/In 0.34 Al 0.66 As 0.85 Sb 0.15 .
  • E g (InP) 1.35eV
  • E g (In 0.52 Ga 0.48 As) 1.45eV
  • ⁇ Ec 0.3 eV
  • ⁇ Ev ⁇ 0.194 eV (Type II) InP/In 0.52 Al 0.48 As.
  • the 2-D electron cloud density and electrovalence rate is 3.3 ⁇ 10 12 cm ⁇ 2 and 2761cm 2 /V.s respectively.
  • the initial voltage is 1V.
  • the leakage current is only 111 ⁇ A/mm when bi-terminal backward gate-source voltage is at 40V.
  • the tri-terminal avalanche voltage is 16.1V and tri-terminal avalanche voltage is as high as 40.8V.
  • the said tri-terminal is off-state, Generally defined as the drain voltage of the turn-off device where a sharp rise Id occurs on the output I-V characteristics.
  • the output conductivity is only 18 mS/mm even when the suction-source voltage is at 15V, significantly improving the InAlAsSB/InGaAs/InP HFETs with Ga-As channels, which has the problem of high output conductivity. All these advantages are resulted from (1) the use of double ⁇ doping structure, (2) using InP as the channel and (3) the In AlAs Sb/InP material system used has high Schottky energy barrier, high energy gap and quite high conductive band discontinuity on the heterogeneous contact surface.
  • the Invention has the features of creativity, novelty and innovativity. Although the Invention uses just a few better preparation examples disclosed as above, its application will not be limited to them. Race who is familiar with the said technique is able to amend and/or apply the said technique partially or totally without going beyond the Invention's spirit and coverage. Thus, the protection coverage of the Invention is determined by the descriptions stated in the application of patents. TABLE 1 The comparison between the O. Aina measurements of the HFET in the invention and other components.

Abstract

A double δ-doped In0.34 Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor has been successfully grown by metalorganic chemical vapor deposition for the first time. Electron mobilities can be enhanced without sacrificing the carrier densities. A turn-on voltage as high as 1 V along with an extremely low gate reverse leakage current of 111 μA/mm at Vgs=−40V is achieved. The three-terminal on-and off-state breakdown voltages are as high as 40.8V and 16.1V, respectively. The output conductance is as low as 1.8 mS/mm even when the drain-to-source voltage is 15V. The gds is significantly smaller than that of our previously reported InAlAsSb/InGaAs/InP HFET. These characteristics are attributed to the use of the coupled δ-doped structure, InP channel, In0.34 Al0.66As0.85 Sb0.15 Schottky layer, and to the large conduction-band discontinuity (ΔEc) at the InAlAsSb/InP heterojunction.

Description

    FIELD OF THE INVENTION
  • This invention, for the first time, tries to develop coupled δ-InP channel In[0001] 0.34Al0.66As0.85Sb0.15/InP heterostructure field-effect transistor (HFET) on InP substrate through metalorganic chemical vapor deposition (MOCVD).
    • BACKGROUND OF THE INVENTION
  • As the transmittal property of InGaAs is better than that of GaAs, it is proved that the performance of InAlAs/InGaAS High Electron Mobility Transistor (HEMT) is superior to that of AlGaAs/GaAs HEMT in terms of high frequency and low noise. However, the higher output conduction and lower avalanche voltage restrict the application of InAlAs/InGaAS HEET in power amplifiers. The two main factors for this are: (1) the energy gap(Eg) of In[0002] 0.53Ga0.47As is only 0.73 eV, only half of GaAS' energy gap of 1.42 eV; and (2) The schottky potential energy barrier of In0.52Al0.48As is 0.66 ev, lower than that of AlGaAs (1eV).
  • Up to now, there are many documents published concerning methods of improving the avalanche voltage of High Electron Mobility Transistor (HEMT), but all of them have limited effect. The experimental result of In[0003] 0.34Al0.66As0.85Sb0.15/In0.75Ga0.25As/InP HFET published by inventor (IEEE Electron Device Lett. Vol. EDL-19, pp. 195-197, 1998) proves that, comparing with FETs with similar gate length in other documents published, the new design can significantly improve the avalanche voltage on two or three terminals of it. But, using InGaAs as channel layer has inherent defect, i.e. at higher suction-source voltage, there is still the problem of high conduction. In addition, X. Zheng et al. (Appl. Phys. Lett. Vol. 62, pp. 504-506, and Vol. 62, pp. 3455-3457, 1993) has proved that, when double δ doping structure has suitable space layer, the electrovalence rate in it will significantly increase due to coupling effect. But so for, relevant studies still concentrates on GaAs-based components.
    • SUMMARY OF THE INVENTION
  • The main purpose of this invention is to state a coupled δ-InP channel In[0004] 0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET). Whether gds is significantly smaller than that of our previously reported InAlAsSb/InGaAs/InP HFET. These characteristics are attributed to the use of the coupled δ-doped structure, InP channel, In0.34 Al0.66As0.85 Sb0.15 Schottky layer, and to the large conduction-band discontinuity (ΔEc) at the InAlAsSb/InP heterojunction.
  • Another purpose of this invention is to claim a methods for to manufacture the coupled δ-InP channel In[0005] 0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET).
  • The invention will now be described by way of example with reference to the accompanying Tables and Figures in which: certain illustrative embodiments thereof have been shown by way of example in the drawing and will herein be described in detail.[0006]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Table 1 illustration the comparison between the O. Aina measurements of the HFET in the invention and other components. [0007]
  • Table 2 illustration growing conditions (at Growing temperature of 650° C. and growing pressure of 100 Torr) [0008]
  • FIG. 1 the structure [0009]
  • FIG. 2 illustration the energy band migration relations of In[0010] 0.53 Ga0.47As and In0.53 Ga0.47As/In0.34Al0.66As0.85Sb0.15 at 300 K
  • FIG. 3 illustration the energy band Figure of In[0011] 0.34Al0.66As0.85Sb0.15 contact surface at 300 K
    • REFERENCE NUMBER OF THE ATTACHED DRAWINGS
  • [0012] 21 . . . Source
  • [0013] 22 . . . Gate
  • [0014] 23 . . . Drain
  • [0015] 30 . . . S.I. InP substrate
  • [0016] 31 . . . Non-doping InP buffer layer
  • [0017] 32 . . . δ2−n+ Inp doping layer
  • [0018] 33 . . . Non-doping InP space layer
  • [0019] 34 . . . δ1−n+ Inp doping layer
  • [0020] 35 . . . Non-doping InP layer
  • [0021] 36 . . . Non-doping Schottky layer
  • [0022] 37 . . . Non-doping InGaAs obstructive layer
  • [0023] 38 . . . n+-Inp covering layer
    • DETAILED DESCRIPTION OF THE INVENTION
  • The double δ doping channel InAlAsSb/InP HFET revealed in this invention is the first time that double δ doping channel is build in heterogeneous structure, utilizing double δ doping to enhance the electronic coupling effect between layers and achieve higher electron concentration and electrovalence rate. [0024]
  • As shown in FIG. 1, the structure consists of: [0025]
  • Non-doping InP buffer layer ([0026] 31) grown on semi-insolating Inp substrate (30);
  • δ[0027] 2−n+ Inp doping layer (32) grown on the Non-doping InP buffer layer (31);
  • Non-doping InP space layer ([0028] 33) formed on the δ2−n+ Inp doping layer (32);
  • δ[0029] 1−n+ Inp doping layer (34) grown on the Non-doping InP space layer (33);
  • Non-doping InP layer ([0030] 35) grown on the δ1−n+ Inp doping layer (34)
  • Non-doping InAlAsSb Schottky layer ([0031] 36) grown on Non-doping InP layer (35);
  • Non-doping InGaAs obstructive layer ([0032] 37) grown on the Non-doping InAlAsSb Schottky layer (36); and
  • the n[0033] +-Inp covering layer (38) finally formed on the Non-doping InGaAs obstructive layer (37).
  • This invention advances a heterogeneous structural material system with δ-InP as the channel In AlAsSb/InP HFET. This material system features with: (1) In AlAsSb Schottky layer with high energy-gap (1.8 eV) and high Schottky potential energy barrier (>0.73 eV) ; and (2) that, according to the preliminary estimation of the invention, this new InAlAsSb/InP material system is in type II structure, and the conductive band discontinuity of its junction surface is higher than that of InAlAs/InP's junction surface (0.3 eV), thus having better carrier-confining effect. [0034]
  • In addition, using InP material as the channel in this invention has the following advantages: (1) high saturation speed, (2) large Γ-large energy band discontinuity (Δ EΓ[0035] −L˜0.5 eV), (3) high thermal conductivity, (4) the value of energy gap is higher than that of In0.53Ga0.47As (1.35 eV), thus having higher avalanche electric field and lower impact ionization factor. Experiments show that the 2-dimention cloud density, electrovalence rate, avalanche voltage and output conductivity of the double δ doping channel In AlAsSb/InP HFET developed in this invention are better than those of conventional InP-based HEFT, demonstrating the advantage of this material. The preliminary high-frequency measuring results demonstrate that its gaining cutoff frequency (ƒγ) of current is over 5 GHz when the length of the gate is 1.5 μm. Other researches are still being conducted.
  • The problems and technical categories this invention intends to solve are described respectively as below: [0036]
  • In the design of low-noise amplifier, for active components, the task is to design a low-noise transistor. As the high electrovalence rate of the component described in the invention can reduce the scattering effect of electron and donor ion and the resource of noise, it is suitable for applications in low-noise amplifiers. In addition, as the output power of a transistor normally limited by the control ability of that the reverse-breakdown voltage can increase the current between gate and suction, and higher initial voltage allows higher inducing current in the channel, enabling higher output power, so this component is suitable for application in high power amplifiers. [0037]
  • This invention employs low-pressure metalorganic chemical vapor deposition (LP-MOCVD), which is suitable for commercial application. And the structure and the processing procedure of the invention are also quite simple, suiting for mass production process. [0038]
  • The manufacturing method is growing double δ doping channel InAlAsSb/In PHFET on InP substrate with LP-MOCVD: [0039]
  • Forming a suction-pole and source pole on both sides of the above-mentioned InP covering layer in vapor deposition, and treating them with rapidly heating-up and annealing to form the ohmic contacts between InP covering layer and both the suction-pole and source-pole. [0040]
  • Making an opening between InP covering layer and both the suction-pole and one source pole, forming a gate in the groove and making the gate to contact with the InAlAsSb layer. [0041]
  • The manufacturing process and the growing conditions are described in Table 2, and the detailed procedures are as follows: [0042]
  • Step (1) Mesa Etching: [0043]
  • The procedure is used to isolate each component to prevent the leakage current due to interaction of the components. Transferring the geometrical patterns from the photomask to the positive photoresist on the substrate with photolithography, then immerging the substrate in etchant, and finally lifting-off the photoresist with acetone. The etchant for InP is mixture of H[0044] 2PO4 and HCl in proportion of 4:1. The etchant for In AlAsSb and InGaAs is made of H3PO4, H2O2 and water mixed in a proportion of 6:3:100. The photoresist is removed with acetone.
  • Step (2) Ohmic Contact Matalization: [0045]
  • After exposure and fixation, defining the suction-pole and source pole. Cleansing the substrate with solution of NH[0046] 4OH and water in same proportion to remove the layer of oxide on it. Conducting vapor deposition in 8×10−6 Torr environment; and as it is N type carrier component, using Gold- Germanium alloy (88% of Gold and 12% of Germanium) as the material for ohmic contact of the suction-pole and source pole. Plating a layer of Silver on the Gold-Germanium alloy to reduce the serial resistance of measuring probe. Lifting-off photoresist and metal stack-up layers with acetone, leaving metal only on the portion of suction-pole and source pole un-removed. Cleansing the substrate and treating it in RTA system, i.e. keep it staying at 120° C. for 24 seconds, and then increasing the temperature to 380° C., and keep it staying for 1 minute and 20 second, to form the ohomic contact.
  • Step (3) Schottky Contact Metalization: [0047]
  • In procedures similar to those in step (2), before vapor deposition, etching n[0048] +-Inp covering layer with echant made of H3PO4 and HCL in a proportion of 4:1, then etching with the mixture of H3PO4, H2O2 and water in a proportion of 6:3:100 for 6 second. And finally, vapor-depositing Gold as the gate of Schottky contact. The thickness of the growth buffer layer in the heterogeneous structure transistor is 0.5˜1 ˜m.. a 80˜110 Å undoped InP space layer, a 90˜150 Å undoped InP layer, a 200˜500 Å undoped In0.34Al0.66As0.85Sb0.15 Schottky layer, a 50˜110 Å InGaAs obstructive layer, a 200˜500 Å n+-Inp covering layer.
  • The features of the invention: [0049]
  • The main feature of the invention is that it advances In[0050] 0.34Al0.66As0.85Sb0.15/InP heterogeneous material system and applies the system in field-effect transistors. As AIInAs/InP HEMT has been published by O. Aina et al. (Electron Lett. Vol. 26,No. 10, pp. 651-652 1990), and single δ doping AIInAs/InP channel HEMt by Y. H. Jeong et al. (Jpn. J. Appl. Phys. Vol.31, No.2A, pp. L66-L67, 1992), the character of the In0.34Al0.66As0.85Sb0.15/InP heterogeneous contact surface in this invention could be preliminarily understood by referring to the relative relations of the characters of heterogeneous contact surface listed in those documents.
  • The E[0051] g(InP)=1.35eV, Eg(In0.53Ga0.47As)=0.75eV, and ΔEc=0.2 eV, ΔEv=0.4 eV of InP/In0.53 Ga0.47As at 300K.
  • E[0052] g(In0.34Al0.66As0.85Sb0.15)=1.8eV, Eg(In0.53Ga0.47As)=0.75eV, ΔEc=0.945 eV, and ΔEv=0.105 eV of In0.53 Ga0.47As/In0.34 Al0.66As0.85 Sb0.15.
  • E[0053] g(InP)=1.35eV, Eg( In0.52Ga0.48As)=1.45eV, and ΔEc=0.3 eV, ΔEv=−0.194 eV (Type II) InP/In0.52 Al0.48As.
  • Based on above data, the energy band migration relations of In[0054] 0.53Ga0.47As and In0.53Ga0.47As/In0.34Al0.66As0.85Sb0.15 at 300K are obtained and shown in FIGS. 2 as the relative relation of heterogeneous structure energy band characters.
  • And from the relative relations, the energy band Figure of In[0055] 0.34Al0.66As0.85Sb0.15 contact surface at 300 K is obtained and shown in FIGS. 3 as the characters of heterogeneous contact surface. From Eg(In0.34Al0.66As0.85 Sb0.15)=1.8eV and Eg(InP)=0.745eV, it is known that the heterogeneous material system is of Type II. And for its Δ Ec=0.745 eV, and ΔEv=−0.295eV, due to the In0.34Al0.66As0.85Sb0.15 heterogeneous structure of this invention, the ΔEc value is as high as 0.745 eV, much higher than that of InP/In0.52Al0.66As0.48(ΔEc=0.3eV), thus achieving better carrier confining effect.
  • The 2-D electron cloud density and electrovalence rate is 3.3×10[0056] 12 cm−2 and 2761cm2/V.s respectively. The initial voltage is 1V. The leakage current is only 111 μA/mm when bi-terminal backward gate-source voltage is at 40V. The tri-terminal avalanche voltage is 16.1V and tri-terminal avalanche voltage is as high as 40.8V. The said tri-terminal is off-state, Generally defined as the drain voltage of the turn-off device where a sharp rise Id occurs on the output I-V characteristics. In addition, the output conductivity is only 18 mS/mm even when the suction-source voltage is at 15V, significantly improving the InAlAsSB/InGaAs/InP HFETs with Ga-As channels, which has the problem of high output conductivity. All these advantages are resulted from (1) the use of double δ doping structure, (2) using InP as the channel and (3) the In AlAs Sb/InP material system used has high Schottky energy barrier, high energy gap and quite high conductive band discontinuity on the heterogeneous contact surface.
  • To sum up, the Invention has the features of creativity, novelty and innovativity. Although the Invention uses just a few better preparation examples disclosed as above, its application will not be limited to them. Anyone who is familiar with the said technique is able to amend and/or apply the said technique partially or totally without going beyond the Invention's spirit and coverage. Thus, the protection coverage of the Invention is determined by the descriptions stated in the application of patents. [0057]
    TABLE 1
    The comparison between the O. Aina measurements of the HFET
    in the invention and other components.
    2-D electron cloud
    electrovalence density
    rate (cm2/V.s) (×1012 cm−2)
    Double δ-doped InAlAsSb/InP 2761 3.3
    HFET [This invention]
    Single δ-doped InAlAsSb/InP 1860 1.4
    HFET [Y. H. Jeong et al.]
    InAlAsSb/InP HFET 2100 1.5
    [O. Aina et al.]
  • [0058]
    TABLE 2
    Growing conditions (at Growing temperature of 650° C. and growing
    pressure of 100 Torr)
    In0.34 Al0.66 As0.85 InGaAs
    Undoped Sb0.15 Schottky obstructive
    flow rate InP layer layer δ-doping
    TMI (ccm) 376 144 376 0
    (+27° C.)
    TMA (ccm) 0 60 0 0
    (+17° C.)
    TMG (ccm) 0 0 27.8 0
    (−14° C.)
    TMSb (ccm) 0 50 0 0
    (+25° C.)
    AsH3 (ccm) 0 4.7 4.7 0
    PH3 (ccm) 150 0 0 200
    SiH4 (ccm) 0 0 0 10

Claims (9)

What is claimed is:
1. The structure of coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET) whetherin consists of:
Non-doping InP buffer layer grown on semi-insolating Inp substrate;
δ2−n+k InP doping layer grown on the Non-doping InP buffer layer;
Non-doping InP space layer formed on the δ2−n+ Inp doping layer;
δ1−n+ Inp doping layer grown on the Non-doping InP space layer;
Non-doping InP layer grown on the δ1−n+ Inp doping layer;
Non-doping InAlAsSb Schottky layer grown on Non-doping InP layer;
Non-doping InGaAs obstructive layer grown on the Non-doping InAlAsSb Schottky layer; and
the n+-Inp covering layer finally formed on the Non-doping InGaAs obstructive layer.
2. A coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET), according the claim 1, thickness of the growth buffer layer in the heterogeneous structure transistor is 0.5˜1 μm.
3. A coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET), according the claim 1, thickness of the undoped InP space layer is 80˜110 Å.
4. A coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET), according the claim 1, thickness of the undoped InP layer is 90˜150 Å.
5. A coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET), according the claim 1, thickness of the undoped In0.34Al0.66As0.85Sb0.15 Schottky layer is 200˜500 Å.
6. A coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET), according the claim 1, thickness of the InGaAs obstructive layer is 50˜110 Å.
7. A coupled δ-InP channel In0.34Al0.66As0.85 Sb0.15/InP heterostructure field-effect transistor (HFET), according the claim 1, thickness of the n+-Inp covering layer is 200˜500 Å.
8. The manufacturing method of double δ doping channel InAlAsSb/In PHFET, whether is growing double δ doping channel InAlAsSb/In PHFET on InP substrate with LP-MOCVD:
Forming a suction-pole and source pole on both sides of the above-mentioned InP covering layer in vapor deposition, and treating them with
rapidly heating-up and annealing to form the ohmic contacts between InP covering layer and both the suction-pole and source-pole.
Making an opening between InP covering layer and both the suction-pole and one source pole, forming a gate in the groove and making the gate to contact with the InAlAsSb layer.
9. The manufacturing method of double δ doping channel InAlAsSb/In PHFET, according the claim 8, Conducting vapor deposition in 8×10−6 Torr environment; and as it is N type carrier component, using Gold-Germanium alloy (88% of Gold and 12% of Germanium) as the material for ohmic contact of the suction-pole and source pole.
US09/861,538 2000-12-30 2001-05-22 In0.34A10.66AsSb0.15/InP HFET utilizing InP channels Expired - Lifetime US6429468B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW089128478A TW466768B (en) 2000-12-30 2000-12-30 An In0.34Al0.66As0.85Sb0.15/InP HFET utilizing InP channels
TW08912478 2000-12-30
TW089128478 2000-12-30

Publications (2)

Publication Number Publication Date
US6429468B1 US6429468B1 (en) 2002-08-06
US20020121648A1 true US20020121648A1 (en) 2002-09-05

Family

ID=21662587

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/861,538 Expired - Lifetime US6429468B1 (en) 2000-12-30 2001-05-22 In0.34A10.66AsSb0.15/InP HFET utilizing InP channels

Country Status (2)

Country Link
US (1) US6429468B1 (en)
TW (1) TW466768B (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070254419A1 (en) * 2003-10-23 2007-11-01 Matsushida Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20080258176A1 (en) * 2007-04-18 2008-10-23 Yeong-Chang Chou Antimonide-based compound semiconductor with titanium tungsten stack
WO2009036181A2 (en) * 2007-09-14 2009-03-19 Transphorm Inc. Iii-nitride devices with recessed gates
US20110127604A1 (en) * 2009-11-30 2011-06-02 Ken Sato Semiconductor device
US20110180806A1 (en) * 2010-01-28 2011-07-28 Intersil Americas Inc. Monolithic integration of gallium nitride and silicon devices and circuits, structure and method
US8193562B2 (en) 2007-09-17 2012-06-05 Tansphorm Inc. Enhancement mode gallium nitride power devices
US8237198B2 (en) 2008-12-10 2012-08-07 Transphorm Inc. Semiconductor heterostructure diodes
US8289065B2 (en) 2008-09-23 2012-10-16 Transphorm Inc. Inductive load power switching circuits
US8390000B2 (en) 2009-08-28 2013-03-05 Transphorm Inc. Semiconductor devices with field plates
US8389977B2 (en) 2009-12-10 2013-03-05 Transphorm Inc. Reverse side engineered III-nitride devices
US8519438B2 (en) 2008-04-23 2013-08-27 Transphorm Inc. Enhancement mode III-N HEMTs
US8598937B2 (en) 2011-10-07 2013-12-03 Transphorm Inc. High power semiconductor electronic components with increased reliability
US8643062B2 (en) 2011-02-02 2014-02-04 Transphorm Inc. III-N device structures and methods
US8716141B2 (en) 2011-03-04 2014-05-06 Transphorm Inc. Electrode configurations for semiconductor devices
US8742459B2 (en) 2009-05-14 2014-06-03 Transphorm Inc. High voltage III-nitride semiconductor devices
US8742460B2 (en) 2010-12-15 2014-06-03 Transphorm Inc. Transistors with isolation regions
US8772842B2 (en) 2011-03-04 2014-07-08 Transphorm, Inc. Semiconductor diodes with low reverse bias currents
US8901604B2 (en) 2011-09-06 2014-12-02 Transphorm Inc. Semiconductor devices with guard rings
US9136345B1 (en) * 2014-04-23 2015-09-15 Win Semiconductors Corp. Method to produce high electron mobility transistors with Boron implanted isolation
US9165766B2 (en) 2012-02-03 2015-10-20 Transphorm Inc. Buffer layer structures suited for III-nitride devices with foreign substrates
US9171730B2 (en) 2013-02-15 2015-10-27 Transphorm Inc. Electrodes for semiconductor devices and methods of forming the same
US9184275B2 (en) 2012-06-27 2015-11-10 Transphorm Inc. Semiconductor devices with integrated hole collectors
US9257547B2 (en) 2011-09-13 2016-02-09 Transphorm Inc. III-N device structures having a non-insulating substrate

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003009368A2 (en) * 2001-07-20 2003-01-30 Microlink Devices, Inc. Low emitter resistance contacts to gaas high speed hbt
JP3610951B2 (en) * 2002-01-16 2005-01-19 ソニー株式会社 Semiconductor device and manufacturing method of semiconductor device
US7045404B2 (en) * 2004-01-16 2006-05-16 Cree, Inc. Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof
US7901994B2 (en) * 2004-01-16 2011-03-08 Cree, Inc. Methods of manufacturing group III nitride semiconductor devices with silicon nitride layers
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
US20120153352A1 (en) * 2010-12-15 2012-06-21 Gilbert Dewey High indium content transistor channels
JP5924640B2 (en) * 2011-09-27 2016-05-25 富士通株式会社 Semiconductor device
US9093366B2 (en) 2012-04-09 2015-07-28 Transphorm Inc. N-polar III-nitride transistors
US9087718B2 (en) 2013-03-13 2015-07-21 Transphorm Inc. Enhancement-mode III-nitride devices
US9245993B2 (en) 2013-03-15 2016-01-26 Transphorm Inc. Carbon doping semiconductor devices
US9443938B2 (en) 2013-07-19 2016-09-13 Transphorm Inc. III-nitride transistor including a p-type depleting layer
US9318593B2 (en) 2014-07-21 2016-04-19 Transphorm Inc. Forming enhancement mode III-nitride devices
US9536966B2 (en) 2014-12-16 2017-01-03 Transphorm Inc. Gate structures for III-N devices
US9536967B2 (en) 2014-12-16 2017-01-03 Transphorm Inc. Recessed ohmic contacts in a III-N device
US11322599B2 (en) 2016-01-15 2022-05-03 Transphorm Technology, Inc. Enhancement mode III-nitride devices having an Al1-xSixO gate insulator
TWI762486B (en) 2016-05-31 2022-05-01 美商創世舫科技有限公司 Iii-nitride devices including a graded depleting layer
US11521964B2 (en) * 2018-06-29 2022-12-06 Intel Corporation Schottky diode structures and integration with III-V transistors

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5479032A (en) * 1994-07-21 1995-12-26 Trustees Of Princeton University Multiwavelength infrared focal plane array detector
US6287946B1 (en) * 1999-05-05 2001-09-11 Hrl Laboratories, Llc Fabrication of low resistance, non-alloyed, ohmic contacts to InP using non-stoichiometric InP layers
US6232624B1 (en) * 1999-07-12 2001-05-15 Hughes Electronics Corporation InPSb channel HEMT on InP for RF application
US6133593A (en) * 1999-07-23 2000-10-17 The United States Of America As Represented By The Secretary Of The Navy Channel design to reduce impact ionization in heterostructure field-effect transistors

Cited By (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070254419A1 (en) * 2003-10-23 2007-11-01 Matsushida Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20080258176A1 (en) * 2007-04-18 2008-10-23 Yeong-Chang Chou Antimonide-based compound semiconductor with titanium tungsten stack
US8421121B2 (en) * 2007-04-18 2013-04-16 Northrop Grumman Systems Corporation Antimonide-based compound semiconductor with titanium tungsten stack
WO2009036181A2 (en) * 2007-09-14 2009-03-19 Transphorm Inc. Iii-nitride devices with recessed gates
US20090072240A1 (en) * 2007-09-14 2009-03-19 Transphorm Inc. III-Nitride Devices with Recessed Gates
WO2009036181A3 (en) * 2007-09-14 2009-05-07 Transphorm Inc Iii-nitride devices with recessed gates
US7795642B2 (en) 2007-09-14 2010-09-14 Transphorm, Inc. III-nitride devices with recessed gates
US7939391B2 (en) 2007-09-14 2011-05-10 Transphorm Inc. III-Nitride devices with recessed gates
US8344424B2 (en) 2007-09-17 2013-01-01 Transphorm Inc. Enhancement mode gallium nitride power devices
US8633518B2 (en) 2007-09-17 2014-01-21 Transphorm Inc. Gallium nitride power devices
US8193562B2 (en) 2007-09-17 2012-06-05 Tansphorm Inc. Enhancement mode gallium nitride power devices
US9343560B2 (en) 2007-09-17 2016-05-17 Transphorm Inc. Gallium nitride power devices
US8519438B2 (en) 2008-04-23 2013-08-27 Transphorm Inc. Enhancement mode III-N HEMTs
US9941399B2 (en) 2008-04-23 2018-04-10 Transphorm Inc. Enhancement mode III-N HEMTs
US9437708B2 (en) 2008-04-23 2016-09-06 Transphorm Inc. Enhancement mode III-N HEMTs
US8841702B2 (en) 2008-04-23 2014-09-23 Transphorm Inc. Enhancement mode III-N HEMTs
US9196716B2 (en) 2008-04-23 2015-11-24 Transphorm Inc. Enhancement mode III-N HEMTs
US9690314B2 (en) 2008-09-23 2017-06-27 Transphorm Inc. Inductive load power switching circuits
US8816751B2 (en) 2008-09-23 2014-08-26 Transphorm Inc. Inductive load power switching circuits
US8531232B2 (en) 2008-09-23 2013-09-10 Transphorm Inc. Inductive load power switching circuits
US8493129B2 (en) 2008-09-23 2013-07-23 Transphorm Inc. Inductive load power switching circuits
US8289065B2 (en) 2008-09-23 2012-10-16 Transphorm Inc. Inductive load power switching circuits
US8541818B2 (en) 2008-12-10 2013-09-24 Transphorm Inc. Semiconductor heterostructure diodes
US9041065B2 (en) 2008-12-10 2015-05-26 Transphorm Inc. Semiconductor heterostructure diodes
US8237198B2 (en) 2008-12-10 2012-08-07 Transphorm Inc. Semiconductor heterostructure diodes
US9293561B2 (en) 2009-05-14 2016-03-22 Transphorm Inc. High voltage III-nitride semiconductor devices
US8742459B2 (en) 2009-05-14 2014-06-03 Transphorm Inc. High voltage III-nitride semiconductor devices
US8390000B2 (en) 2009-08-28 2013-03-05 Transphorm Inc. Semiconductor devices with field plates
US9111961B2 (en) 2009-08-28 2015-08-18 Transphorm Inc. Semiconductor devices with field plates
US9831315B2 (en) 2009-08-28 2017-11-28 Transphorm Inc. Semiconductor devices with field plates
US9373699B2 (en) 2009-08-28 2016-06-21 Transphorm Inc. Semiconductor devices with field plates
US8692294B2 (en) 2009-08-28 2014-04-08 Transphorm Inc. Semiconductor devices with field plates
US20110127604A1 (en) * 2009-11-30 2011-06-02 Ken Sato Semiconductor device
US10199217B2 (en) 2009-12-10 2019-02-05 Transphorm Inc. Methods of forming reverse side engineered III-nitride devices
US9496137B2 (en) 2009-12-10 2016-11-15 Transphorm Inc. Methods of forming reverse side engineered III-nitride devices
US8389977B2 (en) 2009-12-10 2013-03-05 Transphorm Inc. Reverse side engineered III-nitride devices
US8242510B2 (en) * 2010-01-28 2012-08-14 Intersil Americas Inc. Monolithic integration of gallium nitride and silicon devices and circuits, structure and method
US20110180806A1 (en) * 2010-01-28 2011-07-28 Intersil Americas Inc. Monolithic integration of gallium nitride and silicon devices and circuits, structure and method
US9147760B2 (en) 2010-12-15 2015-09-29 Transphorm Inc. Transistors with isolation regions
US8742460B2 (en) 2010-12-15 2014-06-03 Transphorm Inc. Transistors with isolation regions
US9437707B2 (en) 2010-12-15 2016-09-06 Transphorm Inc. Transistors with isolation regions
US8895421B2 (en) 2011-02-02 2014-11-25 Transphorm Inc. III-N device structures and methods
US8643062B2 (en) 2011-02-02 2014-02-04 Transphorm Inc. III-N device structures and methods
US9224671B2 (en) 2011-02-02 2015-12-29 Transphorm Inc. III-N device structures and methods
US8895423B2 (en) 2011-03-04 2014-11-25 Transphorm Inc. Method for making semiconductor diodes with low reverse bias currents
US9142659B2 (en) 2011-03-04 2015-09-22 Transphorm Inc. Electrode configurations for semiconductor devices
US8716141B2 (en) 2011-03-04 2014-05-06 Transphorm Inc. Electrode configurations for semiconductor devices
US8772842B2 (en) 2011-03-04 2014-07-08 Transphorm, Inc. Semiconductor diodes with low reverse bias currents
US9224805B2 (en) 2011-09-06 2015-12-29 Transphorm Inc. Semiconductor devices with guard rings
US8901604B2 (en) 2011-09-06 2014-12-02 Transphorm Inc. Semiconductor devices with guard rings
US9257547B2 (en) 2011-09-13 2016-02-09 Transphorm Inc. III-N device structures having a non-insulating substrate
US8598937B2 (en) 2011-10-07 2013-12-03 Transphorm Inc. High power semiconductor electronic components with increased reliability
US9171836B2 (en) 2011-10-07 2015-10-27 Transphorm Inc. Method of forming electronic components with increased reliability
US8860495B2 (en) 2011-10-07 2014-10-14 Transphorm Inc. Method of forming electronic components with increased reliability
US9685323B2 (en) 2012-02-03 2017-06-20 Transphorm Inc. Buffer layer structures suited for III-nitride devices with foreign substrates
US9165766B2 (en) 2012-02-03 2015-10-20 Transphorm Inc. Buffer layer structures suited for III-nitride devices with foreign substrates
US9184275B2 (en) 2012-06-27 2015-11-10 Transphorm Inc. Semiconductor devices with integrated hole collectors
US9634100B2 (en) 2012-06-27 2017-04-25 Transphorm Inc. Semiconductor devices with integrated hole collectors
US9520491B2 (en) 2013-02-15 2016-12-13 Transphorm Inc. Electrodes for semiconductor devices and methods of forming the same
US9171730B2 (en) 2013-02-15 2015-10-27 Transphorm Inc. Electrodes for semiconductor devices and methods of forming the same
US9136345B1 (en) * 2014-04-23 2015-09-15 Win Semiconductors Corp. Method to produce high electron mobility transistors with Boron implanted isolation

Also Published As

Publication number Publication date
TW466768B (en) 2001-12-01
US6429468B1 (en) 2002-08-06

Similar Documents

Publication Publication Date Title
US6429468B1 (en) In0.34A10.66AsSb0.15/InP HFET utilizing InP channels
US4558337A (en) Multiple high electron mobility transistor structures without inverted heterojunctions
US4605945A (en) Semiconductor device
EP0482726B1 (en) Heterojunction field-effect transistor
US6465815B2 (en) High-breakdown voltage heterostructure field-effect transistor for high temperature operations
Lour et al. Improved breakdown in LP-MOCVD grown n+-GaAs/δ (p+)-GaInP/n-GaAs heterojunction camel-gate FET
JP3127874B2 (en) Field effect transistor and method of manufacturing the same
Feuer et al. Direct-coupled FET logic circuits on InP
EP1058294A1 (en) Compound semiconductor field effect transistor and method for the fabrication thereof
US5900641A (en) Field effect semiconductor device having a reduced leakage current
Kuroda et al. HEMT with nonalloyed ohmic contacts using n+-InGaAs cap layer
JP2723901B2 (en) Semiconductor device and its application circuit
US6184546B1 (en) High barrier gate and tri-step doped channel field-effect transistor
JPH0714057B2 (en) Field effect transistor
US6946691B2 (en) Field effect transistor
JP3653652B2 (en) Semiconductor device
Xu et al. 50-nm self-aligned high electron-mobility transistors on GaAs substrates with extremely high extrinsic transconductance and high gain
Kumar Single-Gate (SG) InAs-based HEMT Architecture for THz Applications
JP2695832B2 (en) Heterojunction field effect transistor
Sun et al. Enhancement-Mode Buried-Channel $\hbox {In} _ {0.7}\hbox {Ga} _ {0.3}\hbox {As/In} _ {0.52}\hbox {Al} _ {0.48}\hbox {As} $ MOSFETs With High-$\kappa $ Gate Dielectrics
JPH04321239A (en) Field-effect transistor
Lin et al. Anisotype, enhancement-mode, heterojunction gate field-effect transistors
Xu et al. Scaling behaviors of 25-NM asymmetrically recessed metamorphic high electron-mobility transistors
Tang et al. 188 GHz doped-channel In0. 8Ga0. 2P/In0. 53Ga0. 47As/InP HFETs
Tang et al. 188GHz doped-channel In^ sub 0.8^ Ga^ sub 0.2^ P/In^ sub 0.53^ Ga^ sub 0.47^ As/InP HFETs

Legal Events

Date Code Title Description
AS Assignment

Owner name: NATIONAL SCIENCE COUNCIL A CORPORATION ORGANIZED U

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, WEI-CHOU;LIN, YU-SHYAN;YEH, CHIA-YEN;AND OTHERS;REEL/FRAME:011838/0729;SIGNING DATES FROM 20010504 TO 20010509

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment
FPAY Fee payment

Year of fee payment: 12