US20020143969A1 - System with multiple network protocol support - Google Patents

System with multiple network protocol support Download PDF

Info

Publication number
US20020143969A1
US20020143969A1 US09/821,923 US82192301A US2002143969A1 US 20020143969 A1 US20020143969 A1 US 20020143969A1 US 82192301 A US82192301 A US 82192301A US 2002143969 A1 US2002143969 A1 US 2002143969A1
Authority
US
United States
Prior art keywords
memory
network protocol
processor
program instructions
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/821,923
Inventor
Dietmar Loy
Edward Koch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lightmedia Corp
Original Assignee
Coactive Networks Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Coactive Networks Inc filed Critical Coactive Networks Inc
Priority to US09/821,923 priority Critical patent/US20020143969A1/en
Assigned to COACTIVE NETWORKS, INC. reassignment COACTIVE NETWORKS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOCH, EDWARD L., LOY, DIETMAR
Publication of US20020143969A1 publication Critical patent/US20020143969A1/en
Assigned to BROADBAND ENERGY NETWORKS, INC. reassignment BROADBAND ENERGY NETWORKS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: COACTIVE NETWORKS, INC.
Priority to US11/051,286 priority patent/US20050129065A1/en
Assigned to LIGHTMEDIA CORPORATION reassignment LIGHTMEDIA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROADBAND ENERGY NETWORKS INC.
Assigned to Blank Rome LLP reassignment Blank Rome LLP SECURITY AGREEMENT Assignors: LIGHTMEDIA CORPORATION
Priority to US12/414,001 priority patent/US8001256B2/en
Priority to US13/210,426 priority patent/US9037741B2/en
Assigned to KASPAR LLC reassignment KASPAR LLC RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: Blank Rome LLP
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40Network security protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/12Protocol engines
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/18Multiprotocol handlers, e.g. single devices capable of handling multiple protocols

Definitions

  • the present invention relates to networks, and more particularly to multiple protocol support in networks.
  • FIG. 1 illustrates a conventional network.
  • the network includes a plurality of nodes 102 , 104 , and 106 .
  • Each of the nodes 102 - 106 can be functioning using different protocols.
  • the packet when a packet is to be exchanged between nodes, the packet must be packed according to the protocol understood by the receiving node, or the receiving node must understand the protocol used by the sending node.
  • hardware designed specifically for this protocol is used by a processor in the sending or the receiving node to properly pack or unpack the data.
  • the hardware must be redesigned. This is inflexible.
  • several hardware units, one for each possible protocol used by a node may be used. Conventionally, this approach requires the hardware units to be external to the processor of the node. This is costly.
  • the present invention provides a system with multiple network protocol support.
  • the system includes: a first memory, the first memory comprising program instructions for processing upper and lower layers of the network protocol; a first processor, where the first processor processes the upper layers of the network protocol for a data packet according to the program instructions in the first memory; and a second processor, where the second processor processes lower layers of the network protocol for the data packet according to the program instructions in the first memory.
  • the network protocol is changed, instructions for the new protocol is fetched from a second memory and placed in the first memory.
  • the hardware of the system need not be redesigned when changing protocols, and the same on-system unit is used to implement each protocol. This increases flexibility, provides cost effectiveness, and increases the reliability of the system.
  • FIG. 1 illustrates a conventional network
  • FIG. 2 illustrates a preferred embodiment of a system with multiple network protocol support in accordance with the present invention.
  • FIG. 3 is a flow chart illustrating the receiving of a data packet by the system with multiple network protocol support in accordance with the present invention.
  • FIG. 4 is a flow chart illustrating the sending of data by the system with multiple network protocol support in accordance with the present invention.
  • the present invention provides an improved system with multiple network protocol support.
  • the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements.
  • Various modifications to the preferred embodiment will be readily apparent to those skilled in the art and the generic principles herein may be applied to other embodiments.
  • the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.
  • FIGS. 2 through 4 in conjunction with the discussion below.
  • FIG. 2 illustrates a preferred embodiment of a system with multiple network protocol support in accordance with the present invention.
  • the system 200 comprises a first processor 202 , a dual port memory 204 , a second processor 204 , an analog-to-digital converter (ADC) 208 , and a digital-to-analog converter (DAC) 210 .
  • the dual port memory 204 comprises an instruction memory 204 a and a data memory 204 b .
  • the system 200 may also comprise a master bus 212 through which the elements of the system 200 may communicate.
  • An external bus interface 214 provides communication between the system 200 and external elements, such as an external memory 218 .
  • the system 200 may also communicate with a network, such as an Ethernet 216 .
  • the system in accordance with the present invention may be used in any network in which data packets are exchanged between nodes.
  • the nodes may include gateways, sensors, actuators, or any other similar-typed device.
  • the first processor 202 processes the upper layers of a network protocol for a data packet.
  • the upper layers includes layers three through seven of a conventional seven-layer protocol.
  • the seven-layer protocol is well known in the art and will not be further described here.
  • the processor 202 unpacks layers three through seven of the network protocol from an interim data stored in the data memory 204 b .
  • the processor 202 packs layers seven through three of the network protocol and stores the interim data in the data memory 204 b.
  • the instruction memory 204 a of the dual port memory 204 stores the instructions for a particular network protocol. Incoming and outgoing data packets and data are processed according to the instructions stored here.
  • the data memory 204 b of the dual port memory 204 stores interim data in the process of being packed or unpacked.
  • the second processor 206 processes the lower layers of the network protocol for a data packet.
  • the lower layers includes layers one (physical layer) and two (link layer) of a conventional 7 -layer protocol.
  • the processor 206 unpacks layers one and two of the network protocol for the packet and stores the interim data in the data memory 204 b .
  • the processor 206 fetches an interim data from the data memory 204 b and packs layers one and two of the network protocol for the data.
  • the ADC 208 receives an incoming data packet from a media, converts it into a digital signal, and forwards this digital signal to the second processor 206 .
  • the DAC 210 receives an outgoing data packet from the second processor 206 , converts the packet into an analog signal, and sends the packet along the media.
  • An important feature of the system 200 in accordance with the present invention is the fact that the first processor 202 is used to process the upper layers of the network protocol while a second and separate processor 206 is used to process the lower layers of the network protocol.
  • the upper layers are processed using software.
  • conventional systems use hardware specifically designed for the particular protocol. This is necessary because layer one and two of the protocol stack typically require tight timing parameters and the processing of analog signals. This hardware must be redesigned whenever the protocol is changed. Otherwise, several hardware units external to the system, one for each possible protocol, is used. But with the system 200 in accordance with the present invention, the lower protocol layers are processed using digital signal processing techniques implemented in software.
  • the software instructions for a particular protocol is stored in the instruction memory 204 a .
  • the first processor 202 fetches the instructions for the new protocol from a source, such as an external memory 218 , and places these instructions in the instruction memory 204 a .
  • the first 202 and the second 206 processors implement the instructions in the instruction memory 204 a .
  • the hardware of the system need not be redesigned when changing protocols.
  • the same on-system unit is used to implement each protocol, eliminating the need for external hardware units. This increases the flexibility of the system 200 , is more cost effective, and increases the reliability of the system 200 .
  • FIG. 3 is a flow chart illustrating the receiving of a data packet by the system with multiple network protocol support in accordance with the present invention.
  • the first processor 202 fetches instructions for a protocol from the memory 218 and stores them in the instruction memory 204 a .
  • the first processor 202 fetches the instructions for the new protocol from the memory 218 and stores them in the instruction memory 204 a , via step 304 .
  • the ADC 208 receives a data packet from the media and converts the packet into a digital signal, via step 306 .
  • the second processor 206 unpacks layers one and two of the network protocol for the packet according to the instructions in the instruction memory 204 a , and places the interim data into the data memory 204 b , via step 308 .
  • the second processor 206 then sends an interrupt to the first processor 202 , informing the first processor 202 that an interim data has been stored in the data memory 204 b .
  • the first processor 202 receives the interrupt and fetches the interim data from the data memory 204 b , via step 312 .
  • the first processor 202 then unpacks layers three through seven of the network protocol for the interim data according to the instructions in the instruction memory 204 a , via step 314 .
  • the first processor 202 then forwards the unpacked data, via step 316 .
  • the unpacked data could be forwarded to a memory, such as memory 218 , or to an Ethernet 216 .
  • FIG. 4 is a flow chart illustrating the sending of data by the system with multiple network protocol support in accordance with the present invention.
  • the first processor 202 fetches the instructions for the new protocol from the memory 218 and stores them in the instruction memory 204 a , via step 404 .
  • the first processor 202 obtains the outgoing data and packs layers three through seven of the network protocol for the data according to the instructions in the instruction memory 204 a , via step 406 .
  • the first processor 202 then stores the interim data in the data memory 204 b , via step 408 .
  • the second processor 206 fetches the interim data from the data memory 204 b and packs layers one and two of the network protocol for the interim data according to the instructions in the instruction memory 204 a , via step 410 .
  • the DAC 210 then converts the data packet into an analog signal and sends the packet onto the media, via step 412 .
  • the system comprises a first processor which processes the upper layers and a second and separate processor which processes the lower layers of a network protocol.
  • the first processor fetches the instructions for the new protocol from a source and places these instructions in an instruction memory.
  • the first and the second processors implement the instructions in the instruction memory. In this manner, the hardware of the system need not be redesigned when changing protocols, and the same on-system unit is used to implement each protocol. This increases flexibility, provides cost effectiveness, and increases the reliability of the system.

Abstract

The present invention provides a system with multiple network protocol support. The system includes: a first memory, the first memory comprising program instructions for processing upper and lower layers of the network protocol; a first processor, where the first processor processes the upper layers of the network protocol for a data packet according to the program instructions in the first memory; and a second processor, where the second processor processes lower layers of the network protocol for the data packet according to the program instructions in the first memory. When the network protocol is changed, instructions for the new protocol is fetched from a second memory and placed in the first memory. Thus, the hardware of the system need not be redesigned when changing protocols, and the same on-system unit is used to implement each protocol. This increases flexibility, provides cost effectiveness, and increases the reliability of the system.

Description

    FIELD OF THE INVENTION
  • The present invention relates to networks, and more particularly to multiple protocol support in networks. [0001]
  • BACKGROUND OF THE INVENTION
  • FIG. 1 illustrates a conventional network. The network includes a plurality of [0002] nodes 102, 104, and 106. Each of the nodes 102-106 can be functioning using different protocols. Thus, when a packet is to be exchanged between nodes, the packet must be packed according to the protocol understood by the receiving node, or the receiving node must understand the protocol used by the sending node. Typically, hardware designed specifically for this protocol is used by a processor in the sending or the receiving node to properly pack or unpack the data. However, when either node's protocol changes, the hardware must be redesigned. This is inflexible. Alternately, several hardware units, one for each possible protocol used by a node, may be used. Conventionally, this approach requires the hardware units to be external to the processor of the node. This is costly.
  • Accordingly, there exists a need for an improved system with multiple network protocol support. The system should not require hardware redesign when a protocol is changed and should be cost effective to implement. The present invention addresses such a need. [0003]
  • SUMMARY OF THE INVENTION
  • The present invention provides a system with multiple network protocol support. The system includes: a first memory, the first memory comprising program instructions for processing upper and lower layers of the network protocol; a first processor, where the first processor processes the upper layers of the network protocol for a data packet according to the program instructions in the first memory; and a second processor, where the second processor processes lower layers of the network protocol for the data packet according to the program instructions in the first memory. When the network protocol is changed, instructions for the new protocol is fetched from a second memory and placed in the first memory. Thus, the hardware of the system need not be redesigned when changing protocols, and the same on-system unit is used to implement each protocol. This increases flexibility, provides cost effectiveness, and increases the reliability of the system.[0004]
  • BRIEF DESCRIPTION OF THE FIGURES
  • FIG. 1 illustrates a conventional network. [0005]
  • FIG. 2 illustrates a preferred embodiment of a system with multiple network protocol support in accordance with the present invention. [0006]
  • FIG. 3 is a flow chart illustrating the receiving of a data packet by the system with multiple network protocol support in accordance with the present invention. [0007]
  • FIG. 4 is a flow chart illustrating the sending of data by the system with multiple network protocol support in accordance with the present invention. [0008]
  • DETAILED DESCRIPTION
  • The present invention provides an improved system with multiple network protocol support. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment will be readily apparent to those skilled in the art and the generic principles herein may be applied to other embodiments. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein. [0009]
  • To more particularly describe the features of the present invention, please refer to FIGS. 2 through 4 in conjunction with the discussion below. [0010]
  • FIG. 2 illustrates a preferred embodiment of a system with multiple network protocol support in accordance with the present invention. The system [0011] 200 comprises a first processor 202, a dual port memory 204, a second processor 204, an analog-to-digital converter (ADC) 208, and a digital-to-analog converter (DAC) 210. The dual port memory 204 comprises an instruction memory 204 a and a data memory 204 b. The system 200 may also comprise a master bus 212 through which the elements of the system 200 may communicate. An external bus interface 214 provides communication between the system 200 and external elements, such as an external memory 218. The system 200 may also communicate with a network, such as an Ethernet 216. The system in accordance with the present invention may be used in any network in which data packets are exchanged between nodes. The nodes may include gateways, sensors, actuators, or any other similar-typed device.
  • The [0012] first processor 202 processes the upper layers of a network protocol for a data packet. Typically, the upper layers includes layers three through seven of a conventional seven-layer protocol. The seven-layer protocol is well known in the art and will not be further described here. In the case of an incoming data packet, the processor 202 unpacks layers three through seven of the network protocol from an interim data stored in the data memory 204 b. In the case of an outgoing data, the processor 202 packs layers seven through three of the network protocol and stores the interim data in the data memory 204 b.
  • The [0013] instruction memory 204 a of the dual port memory 204 stores the instructions for a particular network protocol. Incoming and outgoing data packets and data are processed according to the instructions stored here. The data memory 204 b of the dual port memory 204 stores interim data in the process of being packed or unpacked.
  • The [0014] second processor 206 processes the lower layers of the network protocol for a data packet. Typically, the lower layers includes layers one (physical layer) and two (link layer) of a conventional 7-layer protocol. In the case of an incoming data packet, the processor 206 unpacks layers one and two of the network protocol for the packet and stores the interim data in the data memory 204 b. In the case of an outgoing data, the processor 206 fetches an interim data from the data memory 204 b and packs layers one and two of the network protocol for the data.
  • The ADC [0015] 208 receives an incoming data packet from a media, converts it into a digital signal, and forwards this digital signal to the second processor 206. The DAC 210 receives an outgoing data packet from the second processor 206, converts the packet into an analog signal, and sends the packet along the media.
  • An important feature of the system [0016] 200 in accordance with the present invention is the fact that the first processor 202 is used to process the upper layers of the network protocol while a second and separate processor 206 is used to process the lower layers of the network protocol. In conventional systems, the upper layers are processed using software. However, to process the lower layers, conventional systems use hardware specifically designed for the particular protocol. This is necessary because layer one and two of the protocol stack typically require tight timing parameters and the processing of analog signals. This hardware must be redesigned whenever the protocol is changed. Otherwise, several hardware units external to the system, one for each possible protocol, is used. But with the system 200 in accordance with the present invention, the lower protocol layers are processed using digital signal processing techniques implemented in software. The software instructions for a particular protocol is stored in the instruction memory 204 a. Whenever the protocol is to be changed, the first processor 202 fetches the instructions for the new protocol from a source, such as an external memory 218, and places these instructions in the instruction memory 204 a. During the processing of data packets, the first 202 and the second 206 processors implement the instructions in the instruction memory 204 a. In this manner, the hardware of the system need not be redesigned when changing protocols. In addition, the same on-system unit is used to implement each protocol, eliminating the need for external hardware units. This increases the flexibility of the system 200, is more cost effective, and increases the reliability of the system 200.
  • FIG. 3 is a flow chart illustrating the receiving of a data packet by the system with multiple network protocol support in accordance with the present invention. In the preferred embodiment, upon power up of the system [0017] 200, the first processor 202 fetches instructions for a protocol from the memory 218 and stores them in the instruction memory 204 a. Whenever the network protocol needs to be changed, via step 302, then the first processor 202 fetches the instructions for the new protocol from the memory 218 and stores them in the instruction memory 204 a, via step 304. The ADC 208 receives a data packet from the media and converts the packet into a digital signal, via step 306. The second processor 206 unpacks layers one and two of the network protocol for the packet according to the instructions in the instruction memory 204 a, and places the interim data into the data memory 204 b, via step 308. The second processor 206 then sends an interrupt to the first processor 202, informing the first processor 202 that an interim data has been stored in the data memory 204 b. The first processor 202 receives the interrupt and fetches the interim data from the data memory 204 b, via step 312. The first processor 202 then unpacks layers three through seven of the network protocol for the interim data according to the instructions in the instruction memory 204 a, via step 314. The first processor 202 then forwards the unpacked data, via step 316. The unpacked data could be forwarded to a memory, such as memory 218, or to an Ethernet 216.
  • FIG. 4 is a flow chart illustrating the sending of data by the system with multiple network protocol support in accordance with the present invention. Whenever the network protocol needs to be changed, via [0018] step 402, the first processor 202 fetches the instructions for the new protocol from the memory 218 and stores them in the instruction memory 204 a, via step 404. The first processor 202 obtains the outgoing data and packs layers three through seven of the network protocol for the data according to the instructions in the instruction memory 204 a, via step 406. The first processor 202 then stores the interim data in the data memory 204 b, via step 408. Next, the second processor 206 fetches the interim data from the data memory 204 b and packs layers one and two of the network protocol for the interim data according to the instructions in the instruction memory 204 a, via step 410. The DAC 210 then converts the data packet into an analog signal and sends the packet onto the media, via step 412.
  • An improved system with multiple network protocol support has been disclosed. The system comprises a first processor which processes the upper layers and a second and separate processor which processes the lower layers of a network protocol. When the protocol is changed, the first processor fetches the instructions for the new protocol from a source and places these instructions in an instruction memory. During the processing of data packets, the first and the second processors implement the instructions in the instruction memory. In this manner, the hardware of the system need not be redesigned when changing protocols, and the same on-system unit is used to implement each protocol. This increases flexibility, provides cost effectiveness, and increases the reliability of the system. [0019]
  • Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims. [0020]

Claims (14)

What is claimed is:
1. A system for supporting a network protocol, comprising:
a first memory, the first memory comprising program instructions for processing upper and lower layers of the network protocol;
a first processor, wherein the first processor processes the upper layers of the network protocol for a data packet according to the program instructions in the first memory; and
a second processor, wherein the second processor processes lower layers of the network protocol for the data packet according to the program instructions in the first memory.
2. The system of claim 1, wherein the first memory comprises:
an instruction memory comprising the program instructions; and
a data memory.
3. The system of claim 1, further comprising:
an analog-to-digital converter (ADC) coupled to the second processor; and
a digital-to-analog converter (DAC) coupled to the second processor.
4. The system of claim 1, further comprising:
a second memory, the second memory comprising sets of program instructions for processing upper and lower layers of a plurality of network protocols, wherein one of the sets of program instructions is stored in the first memory when the network protocol is to be changed.
5. A system for supporting a network protocol, comprising:
a first memory, the first memory comprising program instructions for processing upper and lower layers of the network protocol;
a first processor, wherein the first processor processes the upper layers of the network protocol for a data packet according to the program instructions in the first memory;
a second processor, wherein the second processor processes lower layers of the network protocol for the data packet according to the program instructions in the first memory; and
a second memory, the second memory comprising sets of program instructions for processing upper and lower layers of a plurality of network protocols, wherein one of the sets of program instructions is stored in the first memory when the network protocol is to be changed.
6. A method for supporting a network protocol, comprising the steps of:
(a) receiving a data packet from a medium;
(b) unpacking lower layers of the network protocol for the data packet by a second processor according to program instructions in a memory; and
(c) unpacking upper layers of the network protocol for the data packet by a first processor according to the program instructions in the memory.
7. The method of claim 6, wherein the receiving step (a) comprises:
(a1) receiving the data packet from a medium by an ADC; and
(a2) converting the data packet into a digital signal.
8. The method of claim 6, wherein the unpacking step (b) comprises:
(b1) unpacking layers one and two of the network protocol for the data packet according to the program instructions in the memory, resulting in an interim data;
(b2) placing the interim data in a data memory; and
(b3) sending an interrupt from the second processor to the first processor.
9. The method of claim 6, wherein the unpacking step (c) comprises:
(c1) receiving an interrupt by the first processor;
(c2) fetching an interim data from a data memory by the first processor; and
(c3) unpacking layers three through seven of the network protocol for the interim data by the first processor according to the program instructions in the memory.
10. The method of claim 6, further comprising:
(d) determining if the network protocol is to be changed;
(e) fetching program instructions for a new network protocol if the network protocol is to be changed; and
(f) storing the program instructions for the new network protocol in the memory.
11. A method for supporting a network protocol, comprising the steps of:
(a) obtaining a data by a first processor;
(b) packing upper layers of the network protocol for the data by the first processor according to program instructions in a memory; and
(c) packing lower layers of the network protocol for the data by a second processor according to the program instructions in the memory.
12. The method of claim 11, wherein the packing step (b) comprises:
(b1) packing layers three through seven of the network protocol for the data by the first processor according to the program instructions in the memory, resulting in an interim data; and
(b2) storing the interim data in a data memory.
13. The method of claim 11, wherein the packing step (c) comprises:
(c1) fetching an interim data from a data memory by the second processor; and
(c2) packing layers one and two of the network protocol for the interim data by the second processor according to the program instructions in the memory.
14. The method of claim 11, further comprising:
(d) determining if the network protocol is to be changed;
(e) fetching program instructions for a new network protocol if the network protocol is to be changed; and
(f) storing the program instructions for the new network protocol in the memory.
US09/821,923 2001-03-30 2001-03-30 System with multiple network protocol support Abandoned US20020143969A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US09/821,923 US20020143969A1 (en) 2001-03-30 2001-03-30 System with multiple network protocol support
US11/051,286 US20050129065A1 (en) 2001-03-30 2005-02-04 System with multiple network protocol support
US12/414,001 US8001256B2 (en) 2001-03-30 2009-03-30 System with multiple network protocol support
US13/210,426 US9037741B2 (en) 2001-03-30 2011-08-16 System with multiple network protocol support

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/821,923 US20020143969A1 (en) 2001-03-30 2001-03-30 System with multiple network protocol support

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/051,286 Continuation US20050129065A1 (en) 2001-03-30 2005-02-04 System with multiple network protocol support

Publications (1)

Publication Number Publication Date
US20020143969A1 true US20020143969A1 (en) 2002-10-03

Family

ID=25234614

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/821,923 Abandoned US20020143969A1 (en) 2001-03-30 2001-03-30 System with multiple network protocol support
US11/051,286 Abandoned US20050129065A1 (en) 2001-03-30 2005-02-04 System with multiple network protocol support
US12/414,001 Expired - Fee Related US8001256B2 (en) 2001-03-30 2009-03-30 System with multiple network protocol support

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11/051,286 Abandoned US20050129065A1 (en) 2001-03-30 2005-02-04 System with multiple network protocol support
US12/414,001 Expired - Fee Related US8001256B2 (en) 2001-03-30 2009-03-30 System with multiple network protocol support

Country Status (1)

Country Link
US (3) US20020143969A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050129065A1 (en) * 2001-03-30 2005-06-16 Dietmar Loy System with multiple network protocol support
US20070208894A1 (en) * 2006-03-02 2007-09-06 Curry David S Modification of a layered protocol communication apparatus
KR100982630B1 (en) 2003-01-02 2010-09-15 톰슨 라이센싱 Device and process for adjusting the bit rate of a stream of contents and associated products
WO2010130741A1 (en) * 2009-05-11 2010-11-18 Continental Teves Ag & Co. Ohg Control device for vehicles in bidirectional ad hoc network radio communication
US9237599B2 (en) 2009-05-11 2016-01-12 Continental Teves Ag & Co. Ohg Controller in bidirectional adhoc network radio communication

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050025315A1 (en) * 2003-07-31 2005-02-03 Kreitzer Stuart S. Method and apparatus for secure communications among portable communication devices
US7596224B2 (en) * 2004-12-07 2009-09-29 Motorola, Inc. Method and system for secure call alert
US9326135B2 (en) 2008-02-21 2016-04-26 Google Technology Holdings LLC Method and apparatus for secure communication in a digital two way radio protocol
US11863320B2 (en) 2021-02-26 2024-01-02 Dialog Semiconductor US Inc. Communication media sharing among devices having dissimilar physical layer waveforms

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5239662A (en) * 1986-09-15 1993-08-24 Norand Corporation System including multiple device communications controller which coverts data received from two different customer transaction devices each using different communications protocols into a single communications protocol
JP2802088B2 (en) * 1989-02-06 1998-09-21 株式会社日立製作所 Protocol selection switching method
US5249292A (en) * 1989-03-31 1993-09-28 Chiappa J Noel Data packet switch using a primary processing unit to designate one of a plurality of data stream control circuits to selectively handle the header processing of incoming packets in one data packet stream
FR2699706B1 (en) * 1992-12-22 1995-02-24 Bull Sa Data transmission system between a computer bus and a network.
FR2712411B1 (en) * 1993-11-08 1995-12-22 Bull Sa Communication system with a network including a set of administration.
US5903754A (en) * 1994-06-21 1999-05-11 Microsoft Corporation Dynamic layered protocol stack
US5971597A (en) * 1995-03-29 1999-10-26 Hubbell Corporation Multifunction sensor and network sensor system
US5742845A (en) * 1995-06-22 1998-04-21 Datascape, Inc. System for extending present open network communication protocols to communicate with non-standard I/O devices directly coupled to an open network
US5764915A (en) * 1996-03-08 1998-06-09 International Business Machines Corporation Object-oriented communication interface for network protocol access using the selected newly created protocol interface object and newly created protocol layer objects in the protocol stack
US5862391A (en) * 1996-04-03 1999-01-19 General Electric Company Power management control system
US5894478A (en) * 1996-07-24 1999-04-13 Lucent Technologies Inc. Protocol converter and router for multi-mode wireless data communications
JP3137009B2 (en) * 1996-10-25 2001-02-19 日本電気株式会社 Network multi-tier management system
US5978578A (en) * 1997-01-30 1999-11-02 Azarya; Arnon Openbus system for control automation networks
US6490631B1 (en) * 1997-03-07 2002-12-03 Advanced Micro Devices Inc. Multiple processors in a row for protocol acceleration
US6023734A (en) * 1997-08-29 2000-02-08 International Business Corporation Establishing direct communications between two hosts without using a high performance LAN connection
US6085236A (en) * 1998-01-06 2000-07-04 Sony Corporation Of Japan Home audio video network with device control modules for incorporating legacy devices
US6438678B1 (en) * 1998-06-15 2002-08-20 Cisco Technology, Inc. Apparatus and method for operating on data in a data communications system
US6505255B1 (en) * 1999-04-29 2003-01-07 Mitsubishi Electric Information Technology Center America, Inc. (Ita) Method for formatting and routing data between an external network and an internal network
US20020143969A1 (en) * 2001-03-30 2002-10-03 Dietmar Loy System with multiple network protocol support

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050129065A1 (en) * 2001-03-30 2005-06-16 Dietmar Loy System with multiple network protocol support
KR100982630B1 (en) 2003-01-02 2010-09-15 톰슨 라이센싱 Device and process for adjusting the bit rate of a stream of contents and associated products
US20070208894A1 (en) * 2006-03-02 2007-09-06 Curry David S Modification of a layered protocol communication apparatus
WO2010130741A1 (en) * 2009-05-11 2010-11-18 Continental Teves Ag & Co. Ohg Control device for vehicles in bidirectional ad hoc network radio communication
CN102461080A (en) * 2009-05-11 2012-05-16 大陆-特韦斯贸易合伙股份公司及两合公司 Control device for vehicles in bidirectional ad hoc network radio communication
US9237599B2 (en) 2009-05-11 2016-01-12 Continental Teves Ag & Co. Ohg Controller in bidirectional adhoc network radio communication

Also Published As

Publication number Publication date
US8001256B2 (en) 2011-08-16
US20050129065A1 (en) 2005-06-16
US20100036961A1 (en) 2010-02-11

Similar Documents

Publication Publication Date Title
US8001256B2 (en) System with multiple network protocol support
KR101163868B1 (en) System and method for inter-processor communication
TWI394049B (en) Direct memory access system and method for transmitting/receiving packet using the same
CN109981435B (en) Gateway and communication system based on CAN-ModBus to MQTT
EP2250772B1 (en) Method and system for offloading network processing
CN104583993B (en) For optimizing the apparatus and method for partly enlivening live load
FR2951342A1 (en) NETWORK ON CHIP WITH NULL LATENCY
US6483840B1 (en) High speed TCP/IP stack in silicon
US20140344467A1 (en) Loadable flexible protocol profiles
EP1859595B1 (en) Asynchronous network stack operation in a pre boot environment
US9037741B2 (en) System with multiple network protocol support
US20030202648A1 (en) Internet Protocol compliant private branch electronic exchange and a method expanding the number of controlled terminal ports
EP1463999B1 (en) An efficient timeout message management in ieee 1394 bridged serial bus network
Tsou et al. Development of an open-source GSM femtocell and integrated core infrastructure
JP2019106584A (en) In-vehicle relay device
US7613133B2 (en) Method, system and computer program product for processing packets at forwarder interfaces
JP3562566B2 (en) Data transfer system and bus protocol converter
CN113497767A (en) Method and device for transmitting data, computing equipment and storage medium
CN110049017A (en) Message interworking unit and method between heterogeneous platform
JP2005532738A (en) Method and system for optimizing the design of a network controller in a home phone line network
CN116996592B (en) Network card, data transmission processing method and data receiving processing method
JP2003337805A (en) Multi-processor system and data transferring method
JPWO2022259473A5 (en)
US20100306336A1 (en) Communication System
JPH01114142A (en) Communication control equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: COACTIVE NETWORKS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LOY, DIETMAR;KOCH, EDWARD L.;REEL/FRAME:011713/0725

Effective date: 20010315

AS Assignment

Owner name: BROADBAND ENERGY NETWORKS, INC., PENNSYLVANIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COACTIVE NETWORKS, INC.;REEL/FRAME:013663/0375

Effective date: 20021221

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: LIGHTMEDIA CORPORATION, PENNSYLVANIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADBAND ENERGY NETWORKS INC.;REEL/FRAME:020919/0278

Effective date: 20070706

AS Assignment

Owner name: BLANK ROME LLP, PENNSYLVANIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:LIGHTMEDIA CORPORATION;REEL/FRAME:022390/0732

Effective date: 20090310

AS Assignment

Owner name: KASPAR LLC, PENNSYLVANIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BLANK ROME LLP;REEL/FRAME:031889/0867

Effective date: 20131231