US20020145892A1 - Efficient charge pump with constant boosted output voltage - Google Patents
Efficient charge pump with constant boosted output voltage Download PDFInfo
- Publication number
- US20020145892A1 US20020145892A1 US09/827,511 US82751101A US2002145892A1 US 20020145892 A1 US20020145892 A1 US 20020145892A1 US 82751101 A US82751101 A US 82751101A US 2002145892 A1 US2002145892 A1 US 2002145892A1
- Authority
- US
- United States
- Prior art keywords
- output
- terminal
- voltage
- charge pump
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
Definitions
- the present invention relates to charge pumps and, more particularly, to a charge pump feedback system for regulating the output voltage of a charge pump.
- Charge pumps are devices that are capable of operating as power supplies for electronic circuitry. Charge pumps provide a controlled output voltage that is higher than the charge pump's input voltage.
- Charge pumps are often designed in stages in order to achieve optimum efficiency of operation.
- Four-phased multi-stage charge pumps are generally considered to be one of the most efficient pump architectures known in the art and are, accordingly, widely utilized in the art.
- a co-pending patent application titled EFFICIENT CHARGE PUMP APPARATUS AND METHOD FOR OPERATING THE SAME, U.S. Serial Number to be assigned and filed on even date herewith (Attorney Docket No. 2671/01007), assigned to the present assignee, which is hereby incorporated herein by reference in its entirety, describes several embodiments of a novel multi-staged charge pump including a 4-phase clock charge pump that is capable of providing increased voltage at its output as compared to the voltage supplied at its input. As described therein, the charge pump is designed to receive a plurality of oscillating clock signals to power and control the operation of the charge pump.
- the prior art method for providing regulation of a charge pump's output illustrated in FIG. 1 suffers from the drawback of current inefficiency.
- the regulated output voltage of charge pump 100 is fed into a voltage divider 102 and compared to a reference voltage (V ref ) 104 at operational amplifier 106 .
- V ref reference voltage
- the regulation of the output of charge pump 100 is achieved by shunting the output to ground 108 .
- charge pump 100 operates at minimum energy, e.g., low V DD
- the current dissipated through ground 108 is, likewise, low.
- charge pump 100 when charge pump 100 operates at higher energy conditions, e.g., high V DD , much more current is dissipated through ground 108 , thus evidencing the inefficient operation of the regulating system of FIG. 1. Accordingly, while the system of FIG. 1 provides a regulated and constant output voltage, the charge pump may operate at a very low efficiency.
- An embodiment of an improved charge pump output voltage regulating system of the present invention includes a charge pump of the type including a plurality of stages which together provide a boosted output, each stage having an energy injection capacitor charged by a clock which oscillates between a reference level (Vref) and a supply level (Vsupp), the improvement further including a feedback loop connected between the boosted output and a supply of the clock. The feedback loop dynamically regulates the supply level so that the boosted output is constant.
- the charge pump is part of an integrated circuit coupled to a voltage source of magnitude V DD , and the supply level (Vsupp) ranges from the reference level (Vref) to the voltage source magnitude (V DD ).
- a charge pump having a regulated output includes: a main pump having a driver for charging an energy injection capacitor and an output; a regulator having a first signal input connected to a constant voltage bias and a second signal input connected to the main pump output, and a signal output; and a transistor having a control terminal connected to the signal output, a voltage supply terminal connected to a voltage supply, and an output terminal connected to either a positive or a negative supply rail of the driver.
- the transistor is an nMOS device
- the control terminal is the gate terminal
- the voltage supply terminal is the drain terminal
- the output terminal is the source terminal.
- the transistor is connected as a source follower.
- a charge pump having a regulated output includes: a main pump having a driver for charging an energy injection capacitor and an output; a regulator having a first signal input connected to a reference and a second signal input connected to the main pump output, and a signal output; a transistor having a control terminal connected to the signal output, a voltage supply terminal connected to ground potential, and an output terminal connected to a negative supply rail of the driver.
- FIG. 1 illustrates a prior art shunting system for charge pump output voltage regulation
- FIG. 2 illustrates a preferred embodiment of a charge pump output voltage regulator of the present invention that utilizes an nMOS transistor as a clamping transistor and also utilizes a positive auxiliary charge pump;
- FIG. 3 illustrates a second embodiment of a charge pump output voltage regulator of the present invention that utilizes a pMOS transistor as the clamping transistor but does not utilize an auxiliary charge pump;
- FIG. 4 illustrates a third embodiment of a charge pump output voltage regulator of the present invention that utilizes a pMOS transistor as a source follower and also utilizes a negative auxiliary pump;
- FIG. 5 illustrates a fourth embodiment of a charge pump output voltage regulator of the present invention that utilizes an NMOS transistor as an inverting amplifier but does not utilize an auxiliary pump;
- FIG. 6 illustrates a more detailed system configuration of the first embodiment of the charge pump output voltage regulator illustrated in FIG. 2;
- FIG. 7 illustrates a preferred embodiment for a circuit for driving the supply voltage provided to the phase generator and charge pump of FIG. 6;
- FIG. 8 illustrates a preferred embodiment for a clamping regulator of the present invention
- FIG. 9 illustrates a charge pump output voltage regulator of the present invention in the form of a 3-stage operational amplifier circuit
- FIG. 10 illustrates the design of a preferred embodiment of a clamping regulator for a negative charge pump in accordance with the system of FIG. 2;
- the present invention relates to charge pumps and methods of regulating the same.
- charge pumps are generally implemented by cascading stages that include energy injection capacitors and charge transfer elements.
- Energy is injected into a given stage by a driver which provides a clock signal to the input of the capacitor(s). This signal oscillates between a positive supply rail (for example, V DD ) and a negative supply rail (for example, GND).
- the voltage at the output of the capacitor is boosted by the voltage swing between the supply rails.
- the charge transfer element (often a transistor or a diode) transfers the accumulated charge to the next stage.
- Each charge pump stage boosts the voltage in proportion to the voltage swing of the driver such that the output of the pump is a multiple of the voltage swing.
- the improvement of the present invention is a regulation method and system to provide a charge pump with a constant boosted output. This is accomplished through use of a regulator which samples the pump output and adjusts or clamps the level of one of the supply rails of the driver.
- the adjusted rail is referred to hereinbelow as Vsupp and the other rail is referred to as Vref.
- Vsupp The adjusted rail
- Vref the other rail
- Each of the preferred embodiments includes a charge pump, a clamping regulator and a clamping transistor.
- the clamping transistor provides a voltage supply level (Vsupp) to the oscillating clock drivers.
- the oscillating clock signals that charge the energy injection capacitors have a voltage swing between Vsupp and a reference voltage (Vref).
- Regulation of the boosted pump output is achieved by sampling the pump's output and adjusting the level of Vsupp.
- the amount of energy injected into the pump is proportional to the voltage swing between Vsupp and Vref.
- Vsupp When the pump is at its minimal energy conditions (i.e. low V DD level, high current drawn from the pump, etc.) this voltage swing will be maximized.
- the Vsupp When the pump has excess energy, the Vsupp will be adjusted accordingly to provide a lower swing level.
- the regulation will provide the desired constant boosted output voltage, irrespective of process, environmental and/or loading conditions.
- Certain of the preferred embodiments also include an auxiliary charge pump that provides a voltage above V DD or below ground to the clamping regulator.
- clamping can be utilized for positive or negative charge pumps.
- FIG. 2 illustrates, in block diagram form, the preferred embodiment of the present invention which utilizes an nMOS transistor as the clamping transistor and also utilizes a positive auxiliary charge pump. This system will regulate the output of a charge pump.
- output voltage 200 of charge pump 202 is connected to input 204 of clamping regulator 206 .
- Clamping regulator 206 is provided with a boosted supply from auxiliary charge pump 208 .
- the maximum voltage provided at the output 210 of auxiliary charge pump 208 to clamping regulator 206 is at least V DD +Vt. (V t is the transistor threshold voltage).
- Output 212 of clamping regulator 206 couples to the gate terminal of nMOS transistor 214 .
- the presence of the additional voltage provided by auxiliary charge pump 208 drives the clamping bias 212 at the gate of nMOS transistor 214 , i.e. the clamping transistor, to a maximum value of V DD +Vt.
- V supp voltage supply level 216
- V supp is the positive supply of the oscillating clock signal generator (not shown) and is provided from the source terminal of nMOS transistor 214 .
- V supp 216 is V DD .
- Clamping regulator 206 contains within it a voltage divider which divides pump output 240 by a fixed ratio. This divided output is compared to a fixed bias voltage, Vbias. The regulator will adjust the clamping bias 212 and thus Vsupp 216 , so that the divided output equals Vbias.
- the pump output will be constant voltage having a value is determined by Vbias and the divider ratio.
- FIG. 2 shows an embodiment where an NMOS transistor is used to clamp the positive supply rail. It is possible to clamp either the positive or negative supply rail with either an nMOS or pMOS transistor. Three other embodiments are shown in FIGS. 3, 4 and 5 which cover the other possible combinations. An important feature in all of the combinations is that the clamping transistor is able to drive Vsupp to its maximum possible value (V DD for the positive supply and GND for the negative supply) to maximize the pump's current drive capacity.
- V DD maximum possible value
- GND for the negative supply
- FIG. 3 illustrates, in block diagram form, an embodiment of the present invention for regulating the output of a positive charge pump.
- the system of FIG. 3 utilizes a pMOS transistor as the clamping transistor for the positive supply rail but does not utilize an auxiliary charge pump.
- output voltage 240 of positive charge pump 242 is connected to input 244 of clamping regulator 246 .
- Clamping regulator 246 (unlike clamping regulator 206 of FIG. 2) receives no auxiliary power from an auxiliary power source.
- Output 248 of clamping regulator 246 couples to the gate terminal of pMOS transistor 250 .
- voltage supply level 252 (Vsupp) (which is provided by the drain terminal of pMOS transistor 250 ) has a maximum value of V DD . Because pMOS transistor 250 is an inverting transistor, the clamping bias at the gate of pMOS transistor 250 need not be boosted because, when the gate bias is 0 V, the voltage supply level is equal to V DD .
- FIG. 4 illustrates, in block diagram form, yet another embodiment of the present invention wherein the system utilizes a pMOS transistor 260 as a source follower for clamping the negative supply rail.
- a negative auxiliary pump 262 is used to provide the clamping regulator 264 with negative voltage, namely, (GND-Vt).
- Clamping regulator 264 provides negative voltage to gate terminal 266 of pMOS transistor 260 .
- pMOS transistor 260 ultimately provides full GND as the Vsupp to the charge pump 268 .
- FIG. 5 illustrates another embodiment of the present invention. No auxiliary pump is required in this embodiment.
- the system of FIG. 5 utilizes an nMOS transistor 280 as an inverting amplifier to clamp the negative supply rail.
- Vsupp 279 provided to charge pump 282 clamps the voltage supply to a value greater than GND. Accordingly, in this embodiment, the voltage at gate 284 of transistor 280 need not be boosted.
- FIG. 6 illustrates, in greater detail, a circuit for providing voltage to an output-voltage regulated charge pump in accordance with the embodiment of the invention illustrated in FIG. 2.
- charge pump 202 receives power and control oscillating clock signals 302 from the oscillating clock signal generator, i.e., phase generator 304 .
- Clamping regulator 206 provides Vsupp 216 to phase generator 304 .
- Vsupp 216 ranges between Vt and V DD , i.e., when greater voltage is necessary during the voltage regulation process, a voltage nearer to V DD is provided, whereas when less power is required voltage nearer to Vt is provided.
- the production of Vsupp 216 is controlled by the feedback voltage received by clamping regulator 206 from output 200 of charge pump 202 .
- clamping regulator 206 is connected to output 200 through a voltage divider (as illustrated).
- FIG. 7 illustrates a preferred circuit configuration for driving Vsupp 216 of FIG. 6.
- a clamp bias (which is generated by the joint operation of auxiliary pump 208 and clamping regulator 206 of FIG. 6) provides voltage to gate terminal 212 of nMOS transistor 214 .
- nMOS transistor 214 acts as a source follower where Vsupp 216 is equal to the bias voltage less Vt. Accordingly, under operating conditions, when Vsupp must equal V DD , the clamp bias on terminal 212 rises to V DD +Vt.
- Vsupp as illustrated in FIG. 7, then feeds into a driver 330 of phase generator 304 .
- the output of driver 330 feeds charge pump 202 and charges energy injection capacitor 331 .
- Vsupp 216 is effectively utilized to regulate output 200 of charge pump 202 .
- the positive supply rail of the driver is regulated. It is also possible to regulate the negative supply rail as in FIGS. 4 and 5. All the figures shown thus far (FIGS. 2 - 7 ) can be applied equally to positive or negative charge pumps.
- FIG. 8 a clamping regulator for a positive charge pump is shown utilizing the embodiment of the present invention illustrated in FIG. 2, when an nMOS source follower is used to regulate the positive supply rail of the capacitor drivers.
- the output 220 of charge pump 202 is connected to the first terminal of a resistor 401 at node 403 .
- the second terminal of resistor 401 is connected to the first terminal of a second resistor 405 at node 407 .
- a capacitor, 424 is connected between node 403 and node 407 .
- the second terminal of resistor 405 is connected to ground.
- Resistors 401 and 405 constitute a voltage divider 404 .
- Node 407 is connected to the positive input of an operational amplifier 408 while Vbias is connected to the negative input of operational amplifier 408 .
- a second capacitor 420 is 20 connected between node 412 and node 403 .
- output 412 of operational amplifier 408 is also connected to gate terminal 411 of an nMOS transistor 415 .
- the drain terminal 417 of transistor 415 is coupled to gate terminal 411 of transistor 415 via a third capacitor 422 .
- the source terminal 419 of transistor 415 is connected to ground.
- the drain terminal 417 of transistor 415 is also connected to the output of a current source 416 derived from auxiliary pump 208 .
- the drain terminal 417 of transistor 415 is additionally connected to the gate terminal 212 of a second NMOS transistor 214 .
- the drain terminal of transistor 214 is connected to V DD .
- the source terminal 216 of transistor 214 carries Vsupp. Vsupp controls the operation of charge pump 202 insofar as it constitutes the positive supply of the capacitor drivers.
- the clamping regulator utilizes a single global feedback from output 200 of charge pump 202 to control Vsupp 216 .
- Resistor divider 404 divides output 200 of charge pump 202 producing divided output 406 .
- Differential comparator 408 compares divided output 406 to a constant bias voltage 410 (Vbias) producing output 412 .
- Vbias constant bias voltage
- the nominal value of Vbias is preferably 1.3 V.
- Output 412 of comparator stage 408 is then input to inverting stage 414 .
- the purpose of inverting stage 414 is to enhance the signal from output 412 .
- the supply of comparator 408 can be V DD .
- the inverting transistor 415 is connected to current source 416 from auxiliary pump 208 which allows output 212 (the clamp bias of FIG. 7) of inverting stage 414 to rise above V DD to as high as V DD +Vt.
- Current source 416 is essentially a bleeder element which may include a resistor or transistor and preferably provides a nominal current of 10 uA.
- inverting stage 414 requires only a relatively small amount of current such that only a relatively small component area need be occupied by auxiliary pump 208 .
- the auxiliary pump also consumes negligible V DD current.
- capacitors 420 and 422 are provided for negative feedback to stabilize the overall operation of clamping regulator 206 while capacitor 424 acts as a lead-compensation capacitor.
- the clamping regulator provides negative feedback to the pump via Vsupp. This feedback force inputs 410 and 406 to the comparator 408 to be equal. Since 406 is a divided pump output, the pump's output is a multiple of (Vbias-GND) based on the resistor ratio in the resistor divider 404 .
- Vsupp 216 i.e., the output of clamping regulator 206
- output 202 of charge pump 200 is a multiple (greater than one) of its input.
- the system of the present invention may be advantageously described more generally as a 3-stage operational amplifier circuit as illustrated in FIG. 9.
- the 3-stage operational amplifier circuit 440 of FIG. 9 includes a differential stage 442 ( 408 in FIG. 8), an inverting stage 444 ( 414 in FIG. 8) and a charge pump stage 446 —the equivalent components for each respective stage having been previously described with reference to FIGS. 2 , and 6 - 8 .
- FIG. 9 further illustrates that the only negative feedback present in the 3-stage operational amplifier circuit is provided through capacitors 420 , 422 and 424 , respectively (See FIG. 8).
- FIG. 10 illustrates the design of a preferred embodiment of a clamping regulator for a negative charge pump.
- Vbias 472 is connected to the first terminal of a resistor 471 while the second terminal of resistor 471 is connected to the first terminal of a second resistor 469 via node 473 .
- Vbias is preferably 1.3 V.
- the second terminal of resistor 469 is connected to the output 462 of charge pump 464 at node 474 .
- a capacitor, 466 is connected between nodes 474 and 473 .
- Node 473 is connected to the negative input of an operational amplifier 476 while Vref is connected to the positive input of operational amplifier 476 . It is noted that Vref is the ground voltage of the system, i.e., 0 V.
- the output of operational amplifier 476 is coupled to node 474 via a second capacitor 468 .
- node 478 is connected to the gate terminal of pMOS transistor 460 .
- the source terminal 461 of transistor 460 is connected to a current source 463 from an auxiliary pump while the drain terminal 465 of transistor 460 is connected to ground.
- the source terminal 461 of transistor 460 is also connected to the gate terminal of nMOS transistor 466 .
- the drain terminal of transistor 466 is connected to V DD and the source terminal of transistor 460 is connected to Vsupp.
- Vsupp controls charge pump 464 insofar as it is the positive supply rail of the capacitor drivers.
- the clamping regulator of FIG. 10 is similar to that of FIG. 8 except that inverting stage 414 of FIG. 8 has been replaced by source follower 460 .
- Source follower 460 unlike inverting stage 414 , does not cause the inversion of its input. In a negative charge pump an inversion already occurs between Vsupp and output 462 of charge pump 464 such that an additional inversion is not necessary.
- the resistor divider is between the negative pump output and a constant positive voltage, Vbias.
- the nominal value of Vbias is preferably around 1.3 V.
- the inputs to the operational amplifier 476 are the intermediate node of the resistor divider and GND (Vref).
- the feedback system will force the inputs to be at the same value, namely GND.
- the boosted negative voltage, 462 will thus be a multiple of (Vbias-GND), where the multiple is determined by the resistor ratio of voltage divider 470 .
- Capacitor 466 is a lead compensation capacitor and capacitor 468 is a Miller capacitor.
- voltage divider 470 is located between negative charge pump output 462 and positive bias voltage 472 (Vbias).
- the present inventive charge pump regulator overcomes the limitations of the prior art systems that were described in the Background section.
- the regulated output voltage of the charge pump is a constant valve, set by the resistor dividers of FIGS. 6, 8 and 10 throughout the range of operation of the charge pump.
- the charge pump is always operational, i.e., it is always on, and so ripple in the output voltage is nearly eliminated.
- the output voltage regulator of the present invention has no inherent operational frequency limitations and, therefore, can be utilized in 4-phase multi-stage charge pumps.
- the above-described embodiments of the present invention utilize a set value of the supply Vsupp to sustain the pump output at a fixed value irrespective of process, environment and loading conditions.
- nMOS FETs are inherently symmetrical devices with respect to the source and drain. Thus, the designation of source and drain should be considered in the broadest sense.
Abstract
Description
- The present invention relates to charge pumps and, more particularly, to a charge pump feedback system for regulating the output voltage of a charge pump.
- Charge pumps are devices that are capable of operating as power supplies for electronic circuitry. Charge pumps provide a controlled output voltage that is higher than the charge pump's input voltage.
- Charge pumps are often designed in stages in order to achieve optimum efficiency of operation. Four-phased multi-stage charge pumps are generally considered to be one of the most efficient pump architectures known in the art and are, accordingly, widely utilized in the art. A co-pending patent application titled EFFICIENT CHARGE PUMP APPARATUS AND METHOD FOR OPERATING THE SAME, U.S. Serial Number to be assigned and filed on even date herewith (Attorney Docket No. 2671/01007), assigned to the present assignee, which is hereby incorporated herein by reference in its entirety, describes several embodiments of a novel multi-staged charge pump including a 4-phase clock charge pump that is capable of providing increased voltage at its output as compared to the voltage supplied at its input. As described therein, the charge pump is designed to receive a plurality of oscillating clock signals to power and control the operation of the charge pump.
- While the charge pump described in the above-referenced application achieves a certain efficiency of operation over known prior art devices, one skilled in the art will appreciate that the output of the charge pump is dependent upon many unstable variables such as VDD (the positive voltage supply), temperature, process conditions and load, and as such, requires an appropriate regulation apparatus to control and provide for a constant voltage at the output of the charge pump.
- Known prior art methods of regulating the output voltage of charge pumps have varied limitations that significantly effect the overall efficiency of the charge pump's operation.
- The prior art method for providing regulation of a charge pump's output illustrated in FIG. 1 suffers from the drawback of current inefficiency. As shown in FIG. 1, the regulated output voltage of
charge pump 100 is fed into avoltage divider 102 and compared to a reference voltage (Vref) 104 atoperational amplifier 106. In this prior art embodiment, the regulation of the output ofcharge pump 100 is achieved by shunting the output toground 108. Thus, whencharge pump 100 operates at minimum energy, e.g., low VDD, the current dissipated throughground 108 is, likewise, low. However, whencharge pump 100 operates at higher energy conditions, e.g., high VDD, much more current is dissipated throughground 108, thus evidencing the inefficient operation of the regulating system of FIG. 1. Accordingly, while the system of FIG. 1 provides a regulated and constant output voltage, the charge pump may operate at a very low efficiency. - U.S. Pat. No. 5,76,646 of Kim et al., which is hereby incorporated herein by reference in its entirety, describes yet another system and method for providing a constant voltage at the output of a charge pump. The system and method taught in Kim continuously measures the output of the charge pump and enables or disables the operation of the charge pump based on the value of the measured output voltage being above or below the desired output voltage. Application of this method causes a large delay between the actual reading of the output voltage and the corrective action taken with respect to the operation of the charge pump such that a ripple effect of as high as 1 volt is introduced at the output voltage of the charge pump. Moreover, when the charge pump is turned on, large substrate noises occur.
- U.S. Pat. No. 5,717,581 of Canclini, which is hereby incorporated herein by reference in its entirety, presents another method for regulating the output voltage of a charge pump whereby the output voltage is utilized to control the conductances of the charge transfer transistors along the pump which, in turn, controls the output voltage itself. This method is wasteful in terms of energy usage because, when the charge pump is under maximum energy condition, regulation of the charge pump can only be achieved by reducing the overall efficiency of the charge pump.
- U.S. Pat. No. 6,107,862 of Mukainakano et al. and U.S. Pat. No. 5,559,687 of Nicollini et al., which are hereby incorporated herein by reference in their entirety, teach a system and method for regulating the output voltage of a charge pump by varying and controlling the ramp rate of the oscillating clock signals fed to the energy injection capacitors of the charge pump. Unfortunately, this method obviously limits the oscillating clock signals to low frequency operation. Moreover, varying the ramp rate of the oscillating clock signals may interfere with a 4-phase clock charge pump's requirement for oscillating clock signals having clean, well defined, non-overlapping phases. The regulating methods and systems taught in Mukainakano and Nicollini can not effectively be utilized with 4-phase clock charge pumps (such as that described in the above-mentioned co-pending patent application) because such charge pumps require high frequency operation and non-overlapping phases.
- U.S. Pat. No. 5,553,030 of Tedrow et al., which is hereby incorporated herein by reference in its entirety, describes a method for controlling the output voltage of a charge pump by varying the frequency of the oscillating clock signals that power and control the charge pump. Using this method, the output of the charge pump increases with an increase in oscillating clock signal frequency. Unfortunately, in 4-phase clock charge pumps, the output voltage of the charge pump will begin to decrease above a certain high input frequency. Thus, the use of relatively high frequencies with the system described by Tedrow will cause instability at high frequency. In order to prevent such instability, the charge pump should nominally be operated at a relatively low frequency which results in a charge pump output that is, likewise, low relative to the input. Moreover, utilization of the frequency varying system described in Tedrow requires the use of multiple oscillating clock signal circuitry to provide a signal of the particular frequency presently required at any particular node of the charge pump. This adds considerable cost, complexity and inefficiency to the design of the output voltage regulating system.
- What is desired, therefore, and has heretofore been unavailable is an output voltage regulating system and method for a charge pump that avoids the inefficiencies of the above-described prior art systems while providing a stable, continuous boosted output voltage for a charge pump.
- An embodiment of an improved charge pump output voltage regulating system of the present invention includes a charge pump of the type including a plurality of stages which together provide a boosted output, each stage having an energy injection capacitor charged by a clock which oscillates between a reference level (Vref) and a supply level (Vsupp), the improvement further including a feedback loop connected between the boosted output and a supply of the clock. The feedback loop dynamically regulates the supply level so that the boosted output is constant.
- In a more specific embodiment of the present invention, the charge pump is part of an integrated circuit coupled to a voltage source of magnitude VDD, and the supply level (Vsupp) ranges from the reference level (Vref) to the voltage source magnitude (VDD).
- In another aspect of the present invention, a charge pump having a regulated output, includes: a main pump having a driver for charging an energy injection capacitor and an output; a regulator having a first signal input connected to a constant voltage bias and a second signal input connected to the main pump output, and a signal output; and a transistor having a control terminal connected to the signal output, a voltage supply terminal connected to a voltage supply, and an output terminal connected to either a positive or a negative supply rail of the driver.
- In a more specific aspect of the present invention, the transistor is an nMOS device, the control terminal is the gate terminal, the voltage supply terminal is the drain terminal, and the output terminal is the source terminal. In this configuration, the transistor is connected as a source follower.
- In another aspect of the present invention, a charge pump having a regulated output, includes: a main pump having a driver for charging an energy injection capacitor and an output; a regulator having a first signal input connected to a reference and a second signal input connected to the main pump output, and a signal output; a transistor having a control terminal connected to the signal output, a voltage supply terminal connected to ground potential, and an output terminal connected to a negative supply rail of the driver.
- Other objects and features of the present invention will be described hereinafter in detail by way of certain preferred embodiments with reference to the accompanying drawings.
- FIG. 1 illustrates a prior art shunting system for charge pump output voltage regulation;
- FIG. 2 illustrates a preferred embodiment of a charge pump output voltage regulator of the present invention that utilizes an nMOS transistor as a clamping transistor and also utilizes a positive auxiliary charge pump;
- FIG. 3 illustrates a second embodiment of a charge pump output voltage regulator of the present invention that utilizes a pMOS transistor as the clamping transistor but does not utilize an auxiliary charge pump;
- FIG. 4 illustrates a third embodiment of a charge pump output voltage regulator of the present invention that utilizes a pMOS transistor as a source follower and also utilizes a negative auxiliary pump;
- FIG. 5 illustrates a fourth embodiment of a charge pump output voltage regulator of the present invention that utilizes an NMOS transistor as an inverting amplifier but does not utilize an auxiliary pump;
- FIG. 6 illustrates a more detailed system configuration of the first embodiment of the charge pump output voltage regulator illustrated in FIG. 2;
- FIG. 7 illustrates a preferred embodiment for a circuit for driving the supply voltage provided to the phase generator and charge pump of FIG. 6;
- FIG. 8 illustrates a preferred embodiment for a clamping regulator of the present invention;
- FIG. 9 illustrates a charge pump output voltage regulator of the present invention in the form of a 3-stage operational amplifier circuit;
- FIG. 10 illustrates the design of a preferred embodiment of a clamping regulator for a negative charge pump in accordance with the system of FIG. 2;
- The present invention relates to charge pumps and methods of regulating the same.
- As known in the art, charge pumps are generally implemented by cascading stages that include energy injection capacitors and charge transfer elements. Energy is injected into a given stage by a driver which provides a clock signal to the input of the capacitor(s). This signal oscillates between a positive supply rail (for example, VDD) and a negative supply rail (for example, GND). The voltage at the output of the capacitor is boosted by the voltage swing between the supply rails. The charge transfer element (often a transistor or a diode) transfers the accumulated charge to the next stage. Each charge pump stage boosts the voltage in proportion to the voltage swing of the driver such that the output of the pump is a multiple of the voltage swing.
- The improvement of the present invention is a regulation method and system to provide a charge pump with a constant boosted output. This is accomplished through use of a regulator which samples the pump output and adjusts or clamps the level of one of the supply rails of the driver. The adjusted rail is referred to hereinbelow as Vsupp and the other rail is referred to as Vref. An example of a charge pump that may advantageously utilize the present charge pump regulator is described in the aforesaid copending patent application.
- Four embodiments of the present invention will be described hereinbelow. Each of the preferred embodiments includes a charge pump, a clamping regulator and a clamping transistor. The clamping transistor provides a voltage supply level (Vsupp) to the oscillating clock drivers. The oscillating clock signals that charge the energy injection capacitors have a voltage swing between Vsupp and a reference voltage (Vref).
- Regulation of the boosted pump output is achieved by sampling the pump's output and adjusting the level of Vsupp. The amount of energy injected into the pump is proportional to the voltage swing between Vsupp and Vref. When the pump is at its minimal energy conditions (i.e. low VDD level, high current drawn from the pump, etc.) this voltage swing will be maximized. When the pump has excess energy, the Vsupp will be adjusted accordingly to provide a lower swing level. In accordance with the above, the regulation will provide the desired constant boosted output voltage, irrespective of process, environmental and/or loading conditions.
- Certain of the preferred embodiments also include an auxiliary charge pump that provides a voltage above VDD or below ground to the clamping regulator.
- Although the present invention is described with respect to the preferred embodiments, it is understood that the claimed invention is limited only by the language of the claims and that the preferred embodiments described below are meant only to exemplify the design, construction and operation of the charge pump output voltage regulators claimed herein.
- In the various embodiments of the present invention which will now be described, the clamping can be utilized for positive or negative charge pumps.
- FIG. 2 illustrates, in block diagram form, the preferred embodiment of the present invention which utilizes an nMOS transistor as the clamping transistor and also utilizes a positive auxiliary charge pump. This system will regulate the output of a charge pump.
- As shown in FIG. 2,
output voltage 200 ofcharge pump 202 is connected to input 204 of clampingregulator 206. Clampingregulator 206 is provided with a boosted supply fromauxiliary charge pump 208. The maximum voltage provided at theoutput 210 ofauxiliary charge pump 208 to clampingregulator 206 is at least VDD+Vt. (Vt is the transistor threshold voltage).Output 212 of clampingregulator 206 couples to the gate terminal ofnMOS transistor 214. The presence of the additional voltage provided byauxiliary charge pump 208 drives the clampingbias 212 at the gate ofnMOS transistor 214, i.e. the clamping transistor, to a maximum value of VDD+Vt. - With continued reference to FIG. 2, voltage supply level216 (Vsupp) is the positive supply of the oscillating clock signal generator (not shown) and is provided from the source terminal of
nMOS transistor 214. Thus, using this configuration, when the voltage provided to the gate terminal ofRMOS transistor 214 is VDD+Vt,V supp 216 is VDD. Clamping regulator 206 contains within it a voltage divider which dividespump output 240 by a fixed ratio. This divided output is compared to a fixed bias voltage, Vbias. The regulator will adjust the clampingbias 212 and thusVsupp 216, so that the divided output equals Vbias. Thus, in the steady state, the pump output will be constant voltage having a value is determined by Vbias and the divider ratio. - FIG. 2 shows an embodiment where an NMOS transistor is used to clamp the positive supply rail. It is possible to clamp either the positive or negative supply rail with either an nMOS or pMOS transistor. Three other embodiments are shown in FIGS. 3, 4 and5 which cover the other possible combinations. An important feature in all of the combinations is that the clamping transistor is able to drive Vsupp to its maximum possible value (VDD for the positive supply and GND for the negative supply) to maximize the pump's current drive capacity. The construction and operation of the charge pump output voltage regulator of FIG. 2 will be further described in greater detail below.
- FIG. 3 illustrates, in block diagram form, an embodiment of the present invention for regulating the output of a positive charge pump. The system of FIG. 3 utilizes a pMOS transistor as the clamping transistor for the positive supply rail but does not utilize an auxiliary charge pump.
- As illustrated in FIG. 3,
output voltage 240 ofpositive charge pump 242 is connected to input 244 of clampingregulator 246. Clamping regulator 246 (unlike clampingregulator 206 of FIG. 2) receives no auxiliary power from an auxiliary power source.Output 248 of clampingregulator 246 couples to the gate terminal of pMOS transistor 250. Accordingly, voltage supply level 252 (Vsupp) (which is provided by the drain terminal of pMOS transistor 250) has a maximum value of VDD. Because pMOS transistor 250 is an inverting transistor, the clamping bias at the gate of pMOS transistor 250 need not be boosted because, when the gate bias is 0 V, the voltage supply level is equal to VDD. - FIG. 4 illustrates, in block diagram form, yet another embodiment of the present invention wherein the system utilizes a
pMOS transistor 260 as a source follower for clamping the negative supply rail. A negativeauxiliary pump 262 is used to provide theclamping regulator 264 with negative voltage, namely, (GND-Vt). Clampingregulator 264, in turn, provides negative voltage to gate terminal 266 ofpMOS transistor 260. In this manner,pMOS transistor 260 ultimately provides full GND as the Vsupp to the charge pump 268. - FIG. 5 illustrates another embodiment of the present invention. No auxiliary pump is required in this embodiment. The system of FIG. 5 utilizes an nMOS transistor280 as an inverting amplifier to clamp the negative supply rail.
Vsupp 279 provided to charge pump 282 clamps the voltage supply to a value greater than GND. Accordingly, in this embodiment, the voltage at gate 284 of transistor 280 need not be boosted. - The above-mentioned embodiments will now be further described primarily with reference to the embodiment of FIG. 2. Where possible and practical, like numerals designate like components in the below-described figures.
- FIG. 6 illustrates, in greater detail, a circuit for providing voltage to an output-voltage regulated charge pump in accordance with the embodiment of the invention illustrated in FIG. 2.
- As shown in FIG. 6,
charge pump 202 receives power and control oscillating clock signals 302 from the oscillating clock signal generator, i.e.,phase generator 304. Clampingregulator 206 providesVsupp 216 tophase generator 304.Vsupp 216 ranges between Vt and VDD, i.e., when greater voltage is necessary during the voltage regulation process, a voltage nearer to VDD is provided, whereas when less power is required voltage nearer to Vt is provided. The production ofVsupp 216 is controlled by the feedback voltage received by clampingregulator 206 fromoutput 200 ofcharge pump 202. Optionally, clampingregulator 206 is connected tooutput 200 through a voltage divider (as illustrated). - FIG. 7 illustrates a preferred circuit configuration for driving
Vsupp 216 of FIG. 6. In this embodiment, a clamp bias (which is generated by the joint operation ofauxiliary pump 208 and clampingregulator 206 of FIG. 6) provides voltage togate terminal 212 ofnMOS transistor 214.nMOS transistor 214 acts as a source follower whereVsupp 216 is equal to the bias voltage less Vt. Accordingly, under operating conditions, when Vsupp must equal VDD, the clamp bias onterminal 212 rises to VDD+Vt. - Vsupp, as illustrated in FIG. 7, then feeds into a
driver 330 ofphase generator 304. The output ofdriver 330 feedscharge pump 202 and charges energy injection capacitor 331. Thus, 5 because the energy injected intocharge pump 202 is linearly proportional toVsupp 216,Vsupp 216 is effectively utilized to regulateoutput 200 ofcharge pump 202. Additionally, in FIG. 7 the positive supply rail of the driver is regulated. It is also possible to regulate the negative supply rail as in FIGS. 4 and 5. All the figures shown thus far (FIGS. 2-7) can be applied equally to positive or negative charge pumps. - In FIG. 8, a clamping regulator for a positive charge pump is shown utilizing the embodiment of the present invention illustrated in FIG. 2, when an nMOS source follower is used to regulate the positive supply rail of the capacitor drivers.
- With continued reference to FIG. 8, the output220 of
charge pump 202 is connected to the first terminal of aresistor 401 atnode 403. The second terminal ofresistor 401 is connected to the first terminal of asecond resistor 405 atnode 407. A capacitor, 424, is connected betweennode 403 andnode 407. The second terminal ofresistor 405 is connected to ground.Resistors -
Node 407 is connected to the positive input of anoperational amplifier 408 while Vbias is connected to the negative input ofoperational amplifier 408. Asecond capacitor 420 is 20 connected between node 412 andnode 403. - With further reference to FIG. 8, output412 of
operational amplifier 408 is also connected togate terminal 411 of annMOS transistor 415. The drain terminal 417 oftransistor 415 is coupled togate terminal 411 oftransistor 415 via athird capacitor 422. Thesource terminal 419 oftransistor 415 is connected to ground. The drain terminal 417 oftransistor 415 is also connected to the output of a current source 416 derived fromauxiliary pump 208. - The drain terminal417 of
transistor 415 is additionally connected to thegate terminal 212 of asecond NMOS transistor 214. The drain terminal oftransistor 214 is connected to VDD. Thesource terminal 216 oftransistor 214 carries Vsupp. Vsupp controls the operation ofcharge pump 202 insofar as it constitutes the positive supply of the capacitor drivers. - As shown in FIG. 8, the clamping regulator utilizes a single global feedback from
output 200 ofcharge pump 202 to controlVsupp 216. Resistor divider 404 dividesoutput 200 ofcharge pump 202 producing divided output 406.Differential comparator 408 compares divided output 406 to a constant bias voltage 410 (Vbias) producing output 412. The nominal value of Vbias is preferably 1.3 V. Output 412 ofcomparator stage 408 is then input to invertingstage 414. The purpose of invertingstage 414 is to enhance the signal from output 412. The supply ofcomparator 408 can be VDD. - The inverting
transistor 415 is connected to current source 416 fromauxiliary pump 208 which allows output 212 (the clamp bias of FIG. 7) of invertingstage 414 to rise above VDD to as high as VDD+Vt. Current source 416 is essentially a bleeder element which may include a resistor or transistor and preferably provides a nominal current of 10 uA. - Advantageously, using this configuration, inverting
stage 414 requires only a relatively small amount of current such that only a relatively small component area need be occupied byauxiliary pump 208. The auxiliary pump also consumes negligible VDD current. Moreover,capacitors regulator 206 whilecapacitor 424 acts as a lead-compensation capacitor. - The clamping regulator provides negative feedback to the pump via Vsupp. This
feedback force inputs 410 and 406 to thecomparator 408 to be equal. Since 406 is a divided pump output, the pump's output is a multiple of (Vbias-GND) based on the resistor ratio in the resistor divider 404. - It is understood that a gain factor exists as between
Vsupp 216, i.e., the output of clampingregulator 206, andoutput 202 ofcharge pump 200 becauseoutput 202 ofcharge pump 200 is a multiple (greater than one) of its input. Thus, one skilled in the art will appreciate that the system of the present invention may be advantageously described more generally as a 3-stage operational amplifier circuit as illustrated in FIG. 9. - The 3-stage
operational amplifier circuit 440 of FIG. 9 includes a differential stage 442 (408 in FIG. 8), an inverting stage 444 (414 in FIG. 8) and acharge pump stage 446—the equivalent components for each respective stage having been previously described with reference to FIGS. 2, and 6-8. FIG. 9 further illustrates that the only negative feedback present in the 3-stage operational amplifier circuit is provided throughcapacitors - A more detailed description of a clamping regulator for use with a negative charge pump will now be described in further reference to the embodiment illustrated in FIG. 2.
- FIG. 10 illustrates the design of a preferred embodiment of a clamping regulator for a negative charge pump.
- With reference to FIG. 10, a constant bias voltage Vbias472 is connected to the first terminal of a
resistor 471 while the second terminal ofresistor 471 is connected to the first terminal of a second resistor 469 vianode 473. Vbias is preferably 1.3 V. The second terminal of resistor 469 is connected to theoutput 462 ofcharge pump 464 atnode 474. A capacitor, 466, is connected betweennodes -
Node 473 is connected to the negative input of anoperational amplifier 476 while Vref is connected to the positive input ofoperational amplifier 476. It is noted that Vref is the ground voltage of the system, i.e., 0 V. The output ofoperational amplifier 476 is coupled tonode 474 via a second capacitor 468. - With continued reference to FIG. 10,
node 478 is connected to the gate terminal of pMOS transistor 460. Thesource terminal 461 of transistor 460 is connected to acurrent source 463 from an auxiliary pump while thedrain terminal 465 of transistor 460 is connected to ground. - The
source terminal 461 of transistor 460 is also connected to the gate terminal ofnMOS transistor 466. The drain terminal oftransistor 466 is connected to VDD and the source terminal of transistor 460 is connected to Vsupp. Vsupp controlscharge pump 464 insofar as it is the positive supply rail of the capacitor drivers. - The clamping regulator of FIG. 10 is similar to that of FIG. 8 except that inverting
stage 414 of FIG. 8 has been replaced by source follower 460. Source follower 460, unlike invertingstage 414, does not cause the inversion of its input. In a negative charge pump an inversion already occurs between Vsupp andoutput 462 ofcharge pump 464 such that an additional inversion is not necessary. - Additionally, the resistor divider is between the negative pump output and a constant positive voltage, Vbias. The nominal value of Vbias is preferably around 1.3 V. The inputs to the
operational amplifier 476 are the intermediate node of the resistor divider and GND (Vref). The feedback system will force the inputs to be at the same value, namely GND. The boosted negative voltage, 462, will thus be a multiple of (Vbias-GND), where the multiple is determined by the resistor ratio of voltage divider 470. - Two compensation capacitors are utilized in the clamping regulator of FIG. 10.
Capacitor 466 is a lead compensation capacitor and capacitor 468 is a Miller capacitor. Moreover, as illustrated in FIG. 10, voltage divider 470 is located between negativecharge pump output 462 and positive bias voltage 472 (Vbias). - As one skilled in the art will appreciate, in both the positive and negative charge pump regulator circuits described above, when the regulated charge pump reaches steady state, the differential inputs of the operational amplifier are equal and the output of the charge pump is thereby defined by the ratio of the voltage divider and Vbias.
- The present inventive charge pump regulator, as described in the above embodiments, overcomes the limitations of the prior art systems that were described in the Background section. Advantageously, in the above-described embodiments, the regulated output voltage of the charge pump is a constant valve, set by the resistor dividers of FIGS. 6, 8 and10 throughout the range of operation of the charge pump. Moreover, the charge pump is always operational, i.e., it is always on, and so ripple in the output voltage is nearly eliminated. Additionally, the output voltage regulator of the present invention has no inherent operational frequency limitations and, therefore, can be utilized in 4-phase multi-stage charge pumps.
- The above-described embodiments of the present invention utilize a set value of the supply Vsupp to sustain the pump output at a fixed value irrespective of process, environment and loading conditions.
- It is understood that many variations and modifications of the above-described preferred embodiments are possible by one skilled in the art without departing from the scope of the claimed invention which is defined only by the recitation of the claims which follow. One skilled in the art will readily appreciate that many variations in, e.g., respective component values, circuit design, stage order and other design and construction preferences can be undertaken within the limitations of the claimed invention.
- It is further understood that nMOS FETs are inherently symmetrical devices with respect to the source and drain. Thus, the designation of source and drain should be considered in the broadest sense.
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/827,511 US6577514B2 (en) | 2001-04-05 | 2001-04-05 | Charge pump with constant boosted output voltage |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/827,511 US6577514B2 (en) | 2001-04-05 | 2001-04-05 | Charge pump with constant boosted output voltage |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020145892A1 true US20020145892A1 (en) | 2002-10-10 |
US6577514B2 US6577514B2 (en) | 2003-06-10 |
Family
ID=25249401
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/827,511 Expired - Fee Related US6577514B2 (en) | 2001-04-05 | 2001-04-05 | Charge pump with constant boosted output voltage |
Country Status (1)
Country | Link |
---|---|
US (1) | US6577514B2 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040046681A1 (en) * | 2002-09-11 | 2004-03-11 | Atmel Corporation | Dac-based voltage regulator for flash memory array |
WO2004025389A2 (en) * | 2002-09-11 | 2004-03-25 | Atmel Corporation | Dac-based voltage regulator for flash memory array |
US20040252426A1 (en) * | 2003-06-10 | 2004-12-16 | Michael Hargrove | Technique to reduce ESD loading capacitance |
US20080131826A1 (en) * | 2002-03-19 | 2008-06-05 | Yiling Xie | Lighter with replaceable fuel cartridge |
US20080211054A1 (en) * | 2005-10-26 | 2008-09-04 | International Business Machines Corporation | Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods |
US20090115494A1 (en) * | 2007-11-07 | 2009-05-07 | Orlando Consuelo | Charge pump warm-up current reduction |
US20110227553A1 (en) * | 2009-12-15 | 2011-09-22 | Semiconductor Manufacturing International (Shanghai) Corporation | Low power high voltage regulator for non-volatile memory device |
US8519780B1 (en) | 2012-02-08 | 2013-08-27 | Freescale Semiconductor, Inc. | Charge pump voltage regulator |
US20140184115A1 (en) * | 2012-12-31 | 2014-07-03 | Silicon Laboratories Inc. | Apparatus for integrated circuit interface and associated methods |
US20190036524A1 (en) * | 2016-02-11 | 2019-01-31 | Skyworks Solutions, Inc. | Switch biasing using isolated negative and positive bias circuitry |
CN113659830A (en) * | 2021-08-18 | 2021-11-16 | 无锡英迪芯微电子科技股份有限公司 | Charge pump circuit with dynamically adjusted output voltage |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6661253B1 (en) | 2000-08-16 | 2003-12-09 | Altera Corporation | Passgate structures for use in low-voltage applications |
US6791396B2 (en) * | 2001-10-24 | 2004-09-14 | Saifun Semiconductors Ltd. | Stack element circuit |
US6917544B2 (en) | 2002-07-10 | 2005-07-12 | Saifun Semiconductors Ltd. | Multiple use memory chip |
KR100474196B1 (en) * | 2002-07-18 | 2005-03-10 | 주식회사 하이닉스반도체 | Clamp circuit and boosting circuit using the same |
US7136304B2 (en) | 2002-10-29 | 2006-11-14 | Saifun Semiconductor Ltd | Method, system and circuit for programming a non-volatile memory array |
US20040151032A1 (en) * | 2003-01-30 | 2004-08-05 | Yan Polansky | High speed and low noise output buffer |
US7178004B2 (en) | 2003-01-31 | 2007-02-13 | Yan Polansky | Memory array programming circuit and a method for using the circuit |
US6885244B2 (en) | 2003-03-24 | 2005-04-26 | Saifun Semiconductors Ltd. | Operational amplifier with fast rise time |
US6906966B2 (en) | 2003-06-16 | 2005-06-14 | Saifun Semiconductors Ltd. | Fast discharge for program and verification |
US7050319B2 (en) * | 2003-12-03 | 2006-05-23 | Micron Technology, Inc. | Memory architecture and method of manufacture and operation thereof |
US7649402B1 (en) * | 2003-12-23 | 2010-01-19 | Tien-Min Chen | Feedback-controlled body-bias voltage source |
US7176728B2 (en) * | 2004-02-10 | 2007-02-13 | Saifun Semiconductors Ltd | High voltage low power driver |
US8339102B2 (en) * | 2004-02-10 | 2012-12-25 | Spansion Israel Ltd | System and method for regulating loading on an integrated circuit power supply |
US7652930B2 (en) | 2004-04-01 | 2010-01-26 | Saifun Semiconductors Ltd. | Method, circuit and system for erasing one or more non-volatile memory cells |
US7190212B2 (en) * | 2004-06-08 | 2007-03-13 | Saifun Semiconductors Ltd | Power-up and BGREF circuitry |
US7256438B2 (en) * | 2004-06-08 | 2007-08-14 | Saifun Semiconductors Ltd | MOS capacitor with reduced parasitic capacitance |
US7187595B2 (en) * | 2004-06-08 | 2007-03-06 | Saifun Semiconductors Ltd. | Replenishment for internal voltage |
US7292065B2 (en) * | 2004-08-03 | 2007-11-06 | Altera Corporation | Enhanced passgate structures for reducing leakage current |
US7638850B2 (en) | 2004-10-14 | 2009-12-29 | Saifun Semiconductors Ltd. | Non-volatile memory structure and method of fabrication |
FR2878986B1 (en) * | 2004-12-08 | 2007-04-27 | Atmel Corp | PRINCIPLE OF POWER CONTROL OF HIGH VOLTAGE OUTPUT IN INTEGRATED CIRCUIT DEVICES |
US8053812B2 (en) | 2005-03-17 | 2011-11-08 | Spansion Israel Ltd | Contact in planar NROM technology |
US8400841B2 (en) | 2005-06-15 | 2013-03-19 | Spansion Israel Ltd. | Device to program adjacent storage cells of different NROM cells |
EP1746645A3 (en) | 2005-07-18 | 2009-01-21 | Saifun Semiconductors Ltd. | Memory array with sub-minimum feature size word line spacing and method of fabrication |
US7668017B2 (en) | 2005-08-17 | 2010-02-23 | Saifun Semiconductors Ltd. | Method of erasing non-volatile memory cells |
US7808818B2 (en) | 2006-01-12 | 2010-10-05 | Saifun Semiconductors Ltd. | Secondary injection for NROM |
US8253452B2 (en) | 2006-02-21 | 2012-08-28 | Spansion Israel Ltd | Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same |
US7692961B2 (en) | 2006-02-21 | 2010-04-06 | Saifun Semiconductors Ltd. | Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection |
US7760554B2 (en) | 2006-02-21 | 2010-07-20 | Saifun Semiconductors Ltd. | NROM non-volatile memory and mode of operation |
US7701779B2 (en) | 2006-04-27 | 2010-04-20 | Sajfun Semiconductors Ltd. | Method for programming a reference cell |
US8040175B2 (en) * | 2007-10-24 | 2011-10-18 | Cypress Semiconductor Corporation | Supply regulated charge pump system |
US8049551B2 (en) * | 2008-06-17 | 2011-11-01 | Monolithic Power Systems, Inc. | Charge pump for switched capacitor circuits with slew-rate control of in-rush current |
JP2010098804A (en) * | 2008-10-15 | 2010-04-30 | Nec Electronics Corp | Boosting circuit |
FR2945876B1 (en) * | 2009-05-19 | 2012-03-23 | St Microelectronics Sa | DEVICE FOR CONTROLLING A LOAD PUMP GENERATOR AND CORRESPONDING REGULATION METHOD |
KR20150024611A (en) * | 2013-08-27 | 2015-03-09 | 삼성전기주식회사 | Charge pump circuit |
CN104914914B (en) * | 2015-05-07 | 2017-03-29 | 豪威科技(上海)有限公司 | Circuit structure and its control method |
US10637351B2 (en) | 2016-07-25 | 2020-04-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Regulated voltage systems and methods using intrinsically varied process characteristics |
JP6956513B2 (en) * | 2017-04-26 | 2021-11-02 | 株式会社小糸製作所 | Motor drive circuit and vehicle lighting |
Family Cites Families (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4173766A (en) | 1977-09-16 | 1979-11-06 | Fairchild Camera And Instrument Corporation | Insulated gate field-effect transistor read-only memory cell |
GB2157489A (en) | 1984-03-23 | 1985-10-23 | Hitachi Ltd | A semiconductor integrated circuit memory device |
US4742491A (en) | 1985-09-26 | 1988-05-03 | Advanced Micro Devices, Inc. | Memory cell having hot-hole injection erase mode |
US5168334A (en) | 1987-07-31 | 1992-12-01 | Texas Instruments, Incorporated | Non-volatile semiconductor memory |
JPH07120720B2 (en) | 1987-12-17 | 1995-12-20 | 三菱電機株式会社 | Nonvolatile semiconductor memory device |
EP0461904A3 (en) | 1990-06-14 | 1992-09-09 | Creative Integrated Systems, Inc. | An improved semiconductor read-only vlsi memory |
KR920006991A (en) | 1990-09-25 | 1992-04-28 | 김광호 | High Voltage Generation Circuit of Semiconductor Memory Device |
JP3358663B2 (en) | 1991-10-25 | 2002-12-24 | ローム株式会社 | Semiconductor storage device and storage information reading method thereof |
US5338954A (en) | 1991-10-31 | 1994-08-16 | Rohm Co., Ltd. | Semiconductor memory device having an insulating film and a trap film joined in a channel region |
US5450341A (en) | 1992-08-31 | 1995-09-12 | Nippon Steel Corporation | Non-volatile semiconductor memory device having memory cells, each for at least three different data writable thereinto selectively and a method of using the same |
US5450354A (en) | 1992-08-31 | 1995-09-12 | Nippon Steel Corporation | Non-volatile semiconductor memory device detachable deterioration of memory cells |
US5412601A (en) | 1992-08-31 | 1995-05-02 | Nippon Steel Corporation | Non-volatile semiconductor memory device capable of storing multi-value data in each memory cell |
US5280420A (en) | 1992-10-02 | 1994-01-18 | National Semiconductor Corporation | Charge pump which operates on a low voltage power supply |
US5418743A (en) | 1992-12-07 | 1995-05-23 | Nippon Steel Corporation | Method of writing into non-volatile semiconductor memory |
US5424978A (en) | 1993-03-15 | 1995-06-13 | Nippon Steel Corporation | Non-volatile semiconductor memory cell capable of storing more than two different data and method of using the same |
EP0631369A1 (en) | 1993-06-21 | 1994-12-28 | STMicroelectronics S.r.l. | Voltage multiplier for high output current with a stabilized output voltage |
US5553030A (en) | 1993-09-10 | 1996-09-03 | Intel Corporation | Method and apparatus for controlling the output voltage provided by a charge pump circuit |
US5477499A (en) | 1993-10-13 | 1995-12-19 | Advanced Micro Devices, Inc. | Memory architecture for a three volt flash EEPROM |
US5467308A (en) | 1994-04-05 | 1995-11-14 | Motorola Inc. | Cross-point eeprom memory array |
JP3725911B2 (en) | 1994-06-02 | 2005-12-14 | 株式会社ルネサステクノロジ | Semiconductor device |
EP0691729A3 (en) | 1994-06-30 | 1996-08-14 | Sgs Thomson Microelectronics | Charge pump circuit with feedback control |
DE19505293A1 (en) | 1995-02-16 | 1996-08-22 | Siemens Ag | Multi-value read-only memory cell with improved signal-to-noise ratio |
AU7475196A (en) | 1995-10-25 | 1997-05-15 | Nvx Corporation | Semiconductor non-volatile memory device having a nand cell structure |
US5768192A (en) | 1996-07-23 | 1998-06-16 | Saifun Semiconductors, Ltd. | Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping |
DE69619112D1 (en) | 1996-10-11 | 2002-03-21 | St Microelectronics Srl | Improved positive charge pump |
DE69733603D1 (en) | 1997-01-23 | 2005-07-28 | St Microelectronics Srl | NMOS, negative charge pump |
US6107862A (en) * | 1997-02-28 | 2000-08-22 | Seiko Instruments Inc. | Charge pump circuit |
US6768165B1 (en) | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6064251A (en) | 1997-08-27 | 2000-05-16 | Integrated Silicon Solution, Inc. | System and method for a low voltage charge pump with large output voltage range |
US5946258A (en) | 1998-03-16 | 1999-08-31 | Intel Corporation | Pump supply self regulation for flash memory cell pair reference circuit |
US6030871A (en) | 1998-05-05 | 2000-02-29 | Saifun Semiconductors Ltd. | Process for producing two bit ROM cell utilizing angled implant |
US6094095A (en) | 1998-06-29 | 2000-07-25 | Cypress Semiconductor Corp. | Efficient pump for generating voltages above and/or below operating voltages |
JP3554497B2 (en) | 1998-12-08 | 2004-08-18 | シャープ株式会社 | Charge pump circuit |
US6356469B1 (en) * | 2000-09-14 | 2002-03-12 | Fairchild Semiconductor Corporation | Low voltage charge pump employing optimized clock amplitudes |
-
2001
- 2001-04-05 US US09/827,511 patent/US6577514B2/en not_active Expired - Fee Related
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080131826A1 (en) * | 2002-03-19 | 2008-06-05 | Yiling Xie | Lighter with replaceable fuel cartridge |
US20040046681A1 (en) * | 2002-09-11 | 2004-03-11 | Atmel Corporation | Dac-based voltage regulator for flash memory array |
WO2004025389A2 (en) * | 2002-09-11 | 2004-03-25 | Atmel Corporation | Dac-based voltage regulator for flash memory array |
WO2004025389A3 (en) * | 2002-09-11 | 2004-11-25 | Atmel Corp | Dac-based voltage regulator for flash memory array |
US6771200B2 (en) * | 2003-04-03 | 2004-08-03 | Atmel Corporation | DAC-based voltage regulator for flash memory array |
US20040252426A1 (en) * | 2003-06-10 | 2004-12-16 | Michael Hargrove | Technique to reduce ESD loading capacitance |
US7315438B2 (en) * | 2003-06-10 | 2008-01-01 | Seiko Epson Corporation | Technique to reduce ESD loading capacitance |
US7928436B2 (en) | 2005-10-26 | 2011-04-19 | International Business Machines Corporation | Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods |
US20080211054A1 (en) * | 2005-10-26 | 2008-09-04 | International Business Machines Corporation | Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods |
US20090115494A1 (en) * | 2007-11-07 | 2009-05-07 | Orlando Consuelo | Charge pump warm-up current reduction |
US7667529B2 (en) * | 2007-11-07 | 2010-02-23 | Orlando Consuelo | Charge pump warm-up current reduction |
US20110227553A1 (en) * | 2009-12-15 | 2011-09-22 | Semiconductor Manufacturing International (Shanghai) Corporation | Low power high voltage regulator for non-volatile memory device |
US8471537B2 (en) | 2009-12-15 | 2013-06-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Low power high voltage regulator for non-volatile memory device |
US8519780B1 (en) | 2012-02-08 | 2013-08-27 | Freescale Semiconductor, Inc. | Charge pump voltage regulator |
US20140184115A1 (en) * | 2012-12-31 | 2014-07-03 | Silicon Laboratories Inc. | Apparatus for integrated circuit interface and associated methods |
US9048777B2 (en) * | 2012-12-31 | 2015-06-02 | Silicon Laboratories Inc. | Apparatus for integrated circuit interface and associated methods |
US20150263613A1 (en) * | 2012-12-31 | 2015-09-17 | Silicon Laboratories Inc. | Apparatus for integrated circuit interface and associated methods |
US10205386B2 (en) * | 2012-12-31 | 2019-02-12 | Silicon Laboratories Inc. | Apparatus for integrated circuit interface and associated methods |
US20190036524A1 (en) * | 2016-02-11 | 2019-01-31 | Skyworks Solutions, Inc. | Switch biasing using isolated negative and positive bias circuitry |
US10547305B2 (en) * | 2016-02-11 | 2020-01-28 | Skyworks Solutions, Inc. | Switch biasing using isolated negative and positive bias circuitry |
CN113659830A (en) * | 2021-08-18 | 2021-11-16 | 无锡英迪芯微电子科技股份有限公司 | Charge pump circuit with dynamically adjusted output voltage |
Also Published As
Publication number | Publication date |
---|---|
US6577514B2 (en) | 2003-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6577514B2 (en) | Charge pump with constant boosted output voltage | |
CN109074110B (en) | Grid boosted low dropout regulator | |
US6917190B2 (en) | Power supply apparatus varying an output constant voltage in response to a control signal from a load circuit | |
US7276960B2 (en) | Voltage regulated charge pump with regulated charge current into the flying capacitor | |
US6661683B2 (en) | Charge pump having very low voltage ripple | |
US20060028854A1 (en) | Charge pump circuit | |
US6107862A (en) | Charge pump circuit | |
US5559687A (en) | Voltage multiplier for high output current with stabilized output voltage | |
US7279870B2 (en) | DC-DC converter and method of controlling DC-DC converter | |
US6404290B1 (en) | Fast change charge pump having switchable boost function | |
US6617832B1 (en) | Low ripple scalable DC-to-DC converter circuit | |
US7737767B2 (en) | Control circuit and control method for charge pump circuit | |
US7378827B2 (en) | Analog internal soft-start and clamp circuit for switching regulator | |
US7015684B2 (en) | Semiconductor device with a negative voltage regulator | |
US8482340B2 (en) | Master-slave low-noise charge pump circuit and method | |
US7545134B2 (en) | Power supply controller and method therefor | |
US7057381B2 (en) | Power supply controller and method | |
US6369558B2 (en) | Switching regulator | |
US10503187B1 (en) | Apparatus for regulating a bias-voltage of a switching power supply | |
US6388506B1 (en) | Regulator with leakage compensation | |
CN112311236A (en) | Switched mode power supply | |
KR100858592B1 (en) | Analog internal soft-start and clamp circuit for switching regulator | |
US20190386563A1 (en) | Power supply system with non-linear capacitance charge-pump | |
US5963025A (en) | Switching voltage regulator having a charge pump circuit | |
US5365419A (en) | Switching DC converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAIFUN SEMICONDUCTORS LTD., ISRAEL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHOR, JOSEPH S.;SOFER, YAIR;MAAYAN, EDUARDO;REEL/FRAME:012602/0479 Effective date: 20020201 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20150610 |