US20030003697A1 - Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers - Google Patents
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers Download PDFInfo
- Publication number
- US20030003697A1 US20030003697A1 US10/226,008 US22600802A US2003003697A1 US 20030003697 A1 US20030003697 A1 US 20030003697A1 US 22600802 A US22600802 A US 22600802A US 2003003697 A1 US2003003697 A1 US 2003003697A1
- Authority
- US
- United States
- Prior art keywords
- layer
- ruthenium
- forming
- ruthenium oxide
- converting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/65—Electrodes comprising a noble metal or a noble metal oxide, e.g. platinum (Pt), ruthenium (Ru), ruthenium dioxide (RuO2), iridium (Ir), iridium dioxide (IrO2)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31637—Deposition of Tantalum oxides, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
Definitions
- the invention pertains to semiconductor devices and the fabrication thereof, and particularly to ruthenium- and tungsten-containing electrically conductive layers and the formation and use thereof.
- a capacitor generally includes two electrical conductors in close proximity to, but separated from, each other.
- the two conductors form the “plates” of the capacitor, and may be separated by a dielectric material.
- When a voltage is applied across the plates of a capacitor electrical charge accumulates on the plates. If the plates are electrically isolated essentially immediately after a voltage is applied, the accumulated charge may be stored on the plates, thus “storing” the applied voltage difference.
- the fabrication of integrated circuits involves the formation of electrically conductive layers for use as various circuit components, including for use as capacitor plates.
- Memory circuits such as DRAMs and the like, use electrically conductive layers to form the opposing plates of storage cell capacitors.
- Various steps may be taken to increase or preserve capacitance without increasing the occupied area.
- material(s) having higher dielectric constant may be used between the capacitor plates.
- the plate surfaces may be roughened to increase the effective surface area of the plates without increasing the area occupied by he capacitor.
- One method for providing a roughened surface for a plate of a storage cell capacitor is to form the plate of hemispherical grain polysilicon (HSG), possibly with an overlying metal layer.
- HSG hemispherical grain polysilicon
- the hemispherical grains of HSG enhance the surface area of the plate without increasing its occupied area.
- HSG presents difficulties in fabrication, however, because of the formation of silicon dioxide on and near the HSG.
- a silicon dioxide layer may form on the HSG, particularly during deposition of the capacitor's dielectric layer.
- oxygen from the deposition of the dielectric layer can diffuse through the metal layer, forming silicon dioxide at the polysilicon surface. Silicon diffusion through the metal layer may also produce a silicon dioxide layer between the metal and the dielectric layers.
- Silicon dioxide between the metal layer and the HSG can degrade the electrical contact to the metal capacitor plate surface. Silicon dioxide between the metal layer and the dielectric layer can decrease the capacitance of the resulting capacitor.
- a diffusion barrier layer may be employed between the HSG and the metal layer.
- the greater the total number of layers the larger the required minimum area occupied by the capacitor.
- the upper surface of each additional layer deposited tends to be smoother than the underlying surface, reducing the increased surface area provided by an underlying rough layer.
- the present invention provides improved conductive layers, dielectric layers, capacitors, methods for forming such layers, and capacitors using the layers.
- enhanced-surface-area (rough-surfaced) ruthenium containing electrically conductive layers are provided. These layers are compatible with high-dielectric-constant materials and are useful in the formation of integrated circuits, particularly for plates of storage capacitors in memory cells.
- the enhanced-surface-area electrically conductive layer may be formed by first forming a ruthenium oxide containing film or layer.
- the layer may be stoichiometric or non-stoichiometric, and may be amorphous or may have both ruthenium (Ru) and ruthenium oxide (RuO 2 ) phases and may include other materials.
- the film may be formed, for example, by chemical vapor deposition techniques or by sputtering or any suitable techniques.
- the film may be formed over an underlying layer which may be electrically conductive.
- the ruthenium oxide film may be processed at low pressure and high temperature—generally at pressures at least about 75 torr or below, desirably about 20 torr or below, most desirably about 5 torr or below—and at temperatures in the range of about 500 to 900° C., desirably about 750 to about 850° C.—so as to convert at least some of the ruthenium oxide to ruthenium and to yield a roughened ruthenium-containing layer with a mean grain size desirably in the range of about 100 Angstroms or larger.
- the heating process, or anneal is desirably performed in a non-oxidizing ambient.
- a nitrogen-supplying ambient or nitrogen-supplying reducing ambient may be used during the anneal.
- a nitrogen-supplying reducing ambient may be used to passivate the ruthenium for improved compatibility with high-dielectric-constant dielectric materials.
- a nitrogen-supplying reducing ambient may be used in a post-anneal to passivate an already roughened layer.
- a post-anneal in an oxidizing ambient may be performed, following either the roughening anneal or the nitride-passivation anneal, as desired. This oxidizing post-anneal provides oxygen to the roughened layer to reduce the tendency of the ruthenium to scavenge oxygen during later processing.
- the enhanced-surface-area layer may be formed with or without a pre-anneal, performed at a higher pressure (such as about 600 torr), before the low pressure, high temperature anneal.
- the roughened layer of ruthenium may be used to provide an enhanced-surface-area electrically conductive layer.
- the roughened layer of ruthenium may be formed on an underlying electrically conductive layer, with the roughened layer and the underlying layer together functioning as an enhanced-surface-area electrically conductive layer.
- an electrically conductive layer may be formed on or over the roughened layer, with the overlying electrically conductive layer and the roughened layer constituting an enhanced-surface area electrically conductive layer.
- the resulting enhanced-surface-area electrically conductive layer may be used to form a plate of a storage capacitor in an integrated circuit, such as in a memory cell of a DRAM or the like.
- the ruthenium-containing enhanced-surface-area electrically conductive layer particularly in the case of an anneal in nitrogen-supplying reducing ambient with an oxidizing post-anneal, has reduced tendency toward oxidation and is thus more compatible with the use of high-dielectric-constant dielectric materials, while still providing enhanced surface area.
- the ruthenium-containing layer oxidizes, it remains conductive.
- An additional metal layer thus may potentially be omitted from the capacitor structure, allowing smaller dimensions for capacitors with the same or even greater capacitance.
- a tungsten nitride layer is provided as a first electrode layer.
- a dielectric layer and a second electrode layer are conformally applied to the first electrode layer to form a capacitor.
- the capacitor, or at least the tungsten nitride layer is annealed at an anneal temperature to increase the capacitance of the capacitor.
- the anneal temperature is at least 500 C. and the capacitor (or the tungsten nitride layer) is maintained at the anneal temperature for at least 30 seconds.
- FIG. 1 is a partial cross-section of layers used in a process according to one embodiment, the layers including a ruthenium oxide containing layer.
- FIG. 2 is a cross-section of the layers of FIG. 1 after a low-pressure, high-temperature anneal, including a roughened layer.
- FIG. 3 is a partial plan view of the layers of FIG. 2
- FIG. 4 is a cross-section similar to that of FIG. 2 but having an additional layer underlying the roughened layer.
- FIG. 5 is a cross section of the layers of FIG. 2 after formation of an additional layer overlying the roughened layer.
- FIG. 6 is a cross section of an enhanced-surface-area electrically conductive layer with a dielectric layer formed thereon according to one embodiment.
- FIG. 7 is a cross section of the layers of FIG. 6 with an electrically conductive layer formed on the dielectric layer.
- FIGS. 8 A- 8 B are cross-sections of two embodiments of capacitor structures that include a roughened layer.
- FIGS. 9 A- 9 C are cross-sections of capacitor structures that include a tungsten nitride electrode layer.
- the present invention allows creation of a surface-area-enhanced ruthenium electrically conductive layer that has improved compatibility with high-dielectric-constant (“high- ⁇ ”) dielectric materials as compared to hemispherical-grain polysilicon (HSG).
- the surface-area-enhanced electrically conductive layer is created by heating a film or layer comprising ruthenium oxide such as the layer 12 of FIG. 1.
- the heating process which may anneal the film or layer, is typically performed at low pressures of less than about 75 torr, desirably less than about 20 torr, and most desirably less than about 5 torr, and at high temperatures in the range of about 500 to 900° C., desirably about 750 to 850° C.
- the treatment is desirably performed in a non-oxidizing ambient.
- the heating process may be performed in a noble ambient, nitrogen ambient, or the like, or in a reducing ambient, which may reduce the temperature required.
- the heating process may also be performed in an electrically neutral environment, or with plasma or glow-discharge assistance or the like, which may also reduce the temperature required. Heating under relatively low pressure converts at least a portion of the ruthenium oxide to ruthenium and produces a rough surface on the layer. Temperature and pressure are preferably selected so as to enhance the ruthenium oxide to ruthenium conversion.
- the surface-area-enhanced electrically conductive layer may be formed on a supporting structure 10 shown in partial cross-section in FIG. 1.
- the supporting structure 10 may be any structure present in or on an integrated circuit during the fabrication thereof.
- the supporting structure may be an electrically conductive material that will be in electrical contact with a capacitor plate formed by the surface-area-enhanced electrically conductive layer.
- the ruthenium oxide layer 12 may be formed by any suitable method. Specific examples of such methods include chemical vapor deposition (CVD) or related process, or sputtering or related process, or the like.
- the ruthenium oxide layer may be stoichiometric ruthenium oxide (RuO 2 ) or non-stoichiometric ruthenium oxide (RuO x ).
- the deposition may be performed, for example, at pressures of 1-20 torr, desirably about 5 torr.
- the oxygen may be supplied in the form of O 2 or other oxidizing gas, such as N 2 O, NO, or ozone (O 3 ).
- the oxygenating gas and a ruthenium precursor, and suitable diluent gasses, if desired, may be supplied at suitable flow rates, such as in the range of about 100-2000 sccm.
- the ruthenium precursor can be deliver by direct vaporization.
- Deposition may be performed for a time in the range of about 10 to 500 seconds, desirably for sufficient time and under sufficient conditions to deposit RuO x or RuO 2 to a thickness in the range of about 100 to 600 Angstroms.
- the resulting ruthenium oxide layer 12 may optionally be pre-annealed, such as by rapid thermal anneal (RTA) in hydrogen or other suitable anneal environment at pressures in the range of 500 to 700 torr and temperatures in the range of 500 to 900° C.
- RTA rapid thermal anneal
- the pre-anneal stabilizes the film, promoting crystallization of ruthenium and ruthenium oxide phases.
- the ruthenium oxide layer 12 is then treated at low pressure and high temperature as described above.
- the treatment may reduce the proportion of ruthenium oxide in the layer and increase the proportion of ruthenium.
- the ruthenium oxide in the ruthenium oxide layer 12 is partially or completely converted to ruthenium by the anneal, leaving an enhanced-surface-area layer 16 shown in the cross section of FIG. 2. While the enhanced-surface-area layer 16 is referred to by separate reference character for convenience herein, it should be noted that the layer 16 is formed from the layer 12 , and is the same layer in that sense.
- FIG. 3 shows a partial plan view of the roughened ruthenium layer 16 of FIG. 2.
- example roughened ruthenium layer 16 shown in the figures is discontinuous, this is by way of example only and continuous films may also be produced. Increased thickness of the initial layer 12 tends to produce more continuous films, as does reduced temperature and increased pressure during the anneal and reduced anneal time.
- the anneal may be performed in a noble, nitrogen, or reducing ambient or the like.
- an anneal may be performed in a nitrogen-supplying reducing ambient such as such as ammonia, nitrogen, a nitrogen and hydrogen mixture, and the like.
- the anneal parameters may be selected such that “nitrogen-passivated” ruthenium in the form of RuN x is formed in the layer 16 , at least near the outermost surfaces thereof, passivating the layer 16 .
- nitride passivation may be used in the form of a post-anneal in a nitrogen-supplying reducing ambient.
- a desirably brief post-anneal in an oxidizing ambient such as oxygen or ozone may be performed on the already roughened layer 16 , to form “oxygen-passivated” ruthenium or ruthenium nitride in the outermost portions of the layer 16 (RuO x N y or RuO x ), in order to reduce or prevent the ruthenium from later scavenging oxygen from a nearby dielectric material.
- the oxidizing post-anneal may optionally follow a nitride passivation post-anneal.
- the roughened ruthenium layer 16 together with the supporting structure 10 if electrically conductive, may together constitute an enhanced-surface-area electrically conductive layer 26 compatible with high-dielectric-constant dielectric materials.
- the layer 16 produced such as described above may also be used in cooperation with other layers. This may be useful in cases where the supporting structure 10 may not be electrically conductive or may be incompatible with high-dielectric-constant dielectric materials.
- “on” used with respect to two layers, one “on” the other, means at least some contact between the layers, while “over” means the layers are in close proximity, but possibly with one or more additional intervening layers such that contact is not required. Neither “on” nor “over” implies any directionality as used herein.
- a layer 22 of material may be formed over the supporting structure 10 , with the roughened ruthenium layer 16 then formed on the layer 22 .
- the layer 22 may be an electrically conductive layer to electrically connect all portions of layer 16 .
- the layer 22 may also act as a barrier layer to prevent contact between high-dielectric-constant dielectrics, to be used for capacitor formation, and the supporting structure 10 . If the layer 22 is an electrically conductive layer, layer 22 together with layer 16 constitute an enhanced-surface-area electrically conductive layer 26 .
- Any compatible electrically conductive material may be used, such as Pt, Ir, IrO x , Rh, RuSi x , and SrRuO x and alloys thereof as well as RuSiO x and RuSiN x , for example.
- a layer 24 of electrically conductive material may be formed conformally over the layer 16 and over the supporting structure 10 .
- the layer 24 together with the layer 16 , then constitutes an enhanced-surface-area electrically conductive layer 26 .
- the layer 24 may function to electrically connect all portions of layer 16 , and may also function as a barrier layer to prevent contact between high-dielectric-constant dielectrics and the supporting structure 10 .
- Examples of such electrically conductive materials include the materials listed in the preceding paragraph. Ruthenium oxide is a desirable material because of compatibility with the underlying ruthenium layer 16 .
- the supporting structure 10 and/or one or more layers above or below the layer 16 may be electrically conductive and may be employed as needed to obtain conductivity and other desired properties.
- the resulting enhanced-surface-area electrically conductive layer 26 shown by way of example in FIGS. 3, 5, and 6 , is represented generically as layer 26 in FIG. 6.
- a layer 28 of dielectric material may be formed conformally over the enhanced-surface-area electrically conductive layer, as shown in FIG. 6.
- a high-dielectric-constant dielectric material generally any dielectric with a dielectric constant of at least 9
- tantalum pentoxide Ta 2 O 5
- Other high-constant dielectrics may also be employed, such as barium strontium titanium oxide (Ba,Sr)TiO 3 , lead zirconium titanium oxide Pb(Zr,Ti)O 3 , and strontium bismuth tantalum oxide (SrBi 2 Ta 2 O 9 ), for example.
- the layer 28 is desirably sufficiently thin and conforming to provide an at least somewhat enhanced surface area on the surface away from the layer 26 .
- An electrically conductive layer 30 may then be formed conformally over the dielectric layer 28 , as shown in FIG. 7.
- the surface of layer 30 uppermost in the figure is not shown because the layer may generally be of any thickness sufficiently thick to insure continuity of the layer and sufficiently thin to fit within the overall volume allotted to the capacitor.
- the surface of layer 30 next to the dielectric layer 28 desirably conforms to the enhanced surface area of the dielectric layer 28 , providing an enhanced surface area for the electrically conductive layer 30 as well.
- the two electrically conductive layers, layers 26 and 30 form the two plates of a capacitor. Both plates desirably have enhanced surface area relative to the area occupied by the capacitor.
- the supporting structure 10 may be an electrically conductive plug of polysilicon or other electrically conductive material formed at the bottom of an opening in a dielectric material 32 such as borophosphosilicate glass (BPSG).
- BPSG borophosphosilicate glass
- the lower end of the plug typically electrically contacts a circuit element such as a transistor gate (not shown).
- the BPSG itself functions a supporting structure for the capacitor plate structure.
- the relative thinness of the capacitor structure provided by the layer structure of FIG. 7 maximizes the capacitor plate surface area in the container capacitor of FIG. 8A, particularly for the inner (upper) electrode, the surface area of which decreases most rapidly with increasing thickness of the layer structure.
- the use of the enhanced-surface-area ruthenium electrically conductive layer thus provides improved capacitance in a given area.
- the supporting structure 10 includes a plug 25 that extends from a surface 27 and the layers 26 , 28 , 30 are formed conformally on the plug 25 .
- ruthenium oxide was deposited on substrates of BPSG to a thickness of about 600 Angstroms by CVD.
- the ruthenium oxide layers were pre-annealed in nitrogen for one minute at 800° C. and 600 torr, then annealed at 800° C. in nitrogen for varying times and at varying pressures. Such a pre-anneal can be omitted.
- layers annealed for eight minutes at 4.5 torr showed marked surface roughness with mean grain size of about 100 Angstroms or larger, with good uniformity over the substrate surface.
- Layers annealed for eight minutes at 60 torr showed some surface roughness with a mean grain approaching 100 Angstroms, but with generally less roughness than at 4.5 torr.
- Layers annealed for eight minutes at 600 torr showed generally still less roughness and still smaller grain sizes than at 60 torr.
- Layers annealed for two minutes at 4.5 torr also showed a marked surface roughness, with possibly slightly less uniformity over the substrate surface than those annealed for eight minutes.
- X-ray diffraction studies of the annealed layers showed ruthenium as the primary constituent but the Ru/RuO 2 ratio varied with processing conditions.
- Superior capacitors including metal-insulator-metal (MIM) capacitors can be obtained using a tungsten nitride layer as an electrode.
- the tungsten nitride layer can be formed by reactive sputtering of a tungsten target in a nitrogen containing ambient, or by a chemical vapor deposition process (CVD) such as a plasma enhanced CVD (PECVD), a metallo-organic CVD (MOCVD) process, atomic layer deposition (ALD), or other process.
- CVD chemical vapor deposition process
- PECVD plasma enhanced CVD
- MOCVD metallo-organic CVD
- ALD atomic layer deposition
- the tungsten nitride layer is conveniently formed using a thermal CVD process using tungsten fluoride (WF 6 ) and ammonia (NH 3 ) as precursors, and a 300 Angstrom thick layer can be formed using such a process in about 1-3 minutes.
- the thickness of the tungsten nitride layer can be varied but typically the thickness is in the range of 100-1000 Angstroms.
- the tungsten nitride layer can contain a mixture of a stable tungsten nitride compound W 2 N and a metastable tungsten nitride compound WN.
- the metastable compound WN can be converted to the stable tungsten nitride compound W 2 N in a rapid thermal process (RTP) in which the temperature of the tungsten nitride layer is rapidly raised to an anneal temperature in the range of 600-800 C. and held at the anneal temperature for about 60 seconds.
- RTP rapid thermal process
- the temperature of the tungsten nitride layer is ramped up to and down from an anneal temperature of 700 C. in less than about 30 seconds.
- Such an anneal process is typically performed before a dielectric layer and a second electrode are formed on the tungsten nitride layer so that a capacitor structure is otherwise complete.
- the metastable compound WN may include defects and may be preferentially oxidized during deposition of dielectric materials such as Ta 2 O 5 and subsequent annealing processes. Therefore, the capacitance of a capacitor formed without an anneal process tends to be low. In addition, the presence of defects tends to increase leakage currents. In a completed capacitor, the anneal process tends to increase capacitance by about 20% with respect to a capacitor without annealing and to reduce leakage currents that occur when voltages are applied to the electrodes.
- a dielectric layer consisting of any of various dielectric materials is formed on the tungsten nitride layer.
- Suitable dielectric materials include high-dielectric-constant materials such as tantalum pentoxide (Ta 2 O 5 ), doped Ta 2 O 5 such as Ti-doped Ta 2 O 5 , barium strontium titanium oxide (Ba,Sr)TiO 3 , lead zirconium titanium oxide Pb(Zr,Ti)O 3 , strontium bismuth tantalum oxide (SrBi 2 Ta 2 O 9 ), BaTiO 3 , SrTiO 3 , Pb(Zr,Ti)O 3 , SrBi 2 Ta 2 O 9 , SrBi 2 Nb 2 O 9 , SrBi 2 (Nb,Ta) 2 O 9 , (Pb,La)(Zr,Ti)O 3 , Al 2 O 3 , ZrO 2 , HfO 2 , and SiO x N y
- Ta 2 O 5 formation of a stoichiometric compound is preferred so that the Ta 2 O 5 layer is not a tantalum rich layer, because tantalum rich Ta 2 O 5 layers tend to be conducting, not insulating.
- Tantalum pentoxide dielectric layers are preferred in some applications because of its large dielectric constant and its stability.
- tantalum pentoxide is typically formed using a MOCVD process in an oxidizing ambient such as an oxygen, ozone, or N 2 O ambient. While many electrode layer materials cannot be exposed to oxidizing ambients, tungsten nitride is relatively unaffected by such ambients and therefore facilitates the use of tantalum pentoxide dielectric layers.
- An electrode layer of tungsten nitride or other conducting material is formed on the dielectric layer and serves as a top electrode for the capacitor.
- Other suitable conducting materials include TiN, TiON, WN x , TaN, Ta, Pt, Rh, Pt-Rh, Pt-RhO x , Ru, RuO x , Ir, IrO x , Pt-Ru, Pt-RuO x , Pt-Ir, Pt-IrO x , SrRuO 3 , Au, Pd, Al, Mo, Ag, polysilicon, and alloys thereof.
- These electrode materials can be formed by various processes. For example, ruthenium and platinum/rhodium are conveniently formed using a CVD process. After the dielectric layer and the electrode layers are formed, the capacitor is annealed as described above.
- FIGS. 9 A- 9 C illustrate several example capacitor geometries that include tungsten nitride electrodes.
- a plate capacitor 51 is formed on a surface of a substrate 53 .
- the substrate 53 can be any of various substrate materials including GaAs, silicon, or BPSG.
- the capacitor 51 includes a first electrode 55 , a second electrode 57 , and a dielectric layer 59 .
- the first electrode 55 is a tungsten nitride layer
- the dielectric layer 58 is a Ta 2 O 5 layer
- the second electrode is a TiN layer
- the substrate 53 is BPSG.
- Electrodes of a capacitor such as the capacitor 51
- some electrical current flows between the electrodes. This current is generally undesirable and is referred to as a “leakage” current.
- Plate capacitors having electrodes of tungsten nitride have leakage currents of as little as about 20 nA/cm 2 , or as low as about 5 nA/cm 2 for capacitors having dielectric layers 100 Angstroms thick and with an applied voltage of 1 V.
- a container capacitor 61 is formed in an etched recess 62 in a substrate 63 .
- a tungsten nitride electrode layer 65 covers a bottom surface 66 and a side surface 67 of the recess 62 .
- a Ta 2 O 5 dielectric layer 69 covers the electrode layer 65 , substantially filling the recess 62 and a tungsten nitride electrode layer 71 (or other conductive layer) covers the dielectric layer 69 .
- the dimensions of the recess 62 are selected to provide a desired capacitance, and can be selected in conjunction with a minimum feature size for other circuit elements that are formed on the substrate 63 .
- the recess 62 has a diameter D of 200 nm and a depth Z of 1000 nm.
- the tungsten nitride layer is preferably about 300 Angstroms (30 nm) thick.
- Tungsten nitride layers thinner than about 100 Angstroms (10 nm) tend to have voids. Because of these voids, such layers do not act as continuous electrodes, reducing the capacitance of the capacitor 61 .
- Tungsten nitride layers thicker than about 1000 Angstroms (100 nm) tend to occupy too much of the volume of the recess 62 , also limiting the capacitance of the capacitor 61 .
- thicker tungsten nitride layers can be used without sacrificing too much capacitance.
- the recess 62 is generally formed in the substrate 63 with an etching process. If the substrate 63 is BPSG, the recess 62 can be formed with a dry etch process such as plasma etching. While other etching processes are possible, because the recess 62 is deeper than wide, a selected etch process is preferably anisotropic.
- a stud capacitor 71 is formed on a plug 73 that extends from a surface 75 of a substrate 77 .
- a tungsten nitride electrode layer 79 is formed on the plug 73 and is covered with a dielectric layer 81 and an electrode layer 83 .
- the dielectric layer 81 and the electrode layer can be formed of any of the materials mentioned above. Representative materials are Ta 2 O 5 and TiN for the dielectric layer 81 and the electrode layer 83 , respectively.
- the plug 73 may be an electrically conductive plug of polysilicon or other electrically conductive material formed in a recess in the substrate 77 such as a borophosphosilicate glass (BPSG). The lower end of the plug typically electrically contacts a circuit element such as a transistor gate (not shown).
- BPSG borophosphosilicate glass
- a tungsten nitride layer is deposited directly on a substrate such as BPSG.
- a tungsten nitride layer can be formed or deposited on a titanium nitride (TiN) adhesion layer, or other adhesion layer, to improve the bonding of the tungsten nitride layer to the substrate.
- TiN titanium nitride
- the enhanced-surface-area layers can be used in ferroelectric memories to improve storage capacity.
- the scope of coverage is accordingly defined not by the particular example embodiments and variations explicitly described above, but by the claims below.
Abstract
Capacitors having increased capacitance include an enhanced-surface-area (rough-surfaced) electrically conductive layer or other layers that are compatible with the high-dielectric constant materials. In one approach, an enhanced-surface-area electrically conductive layer for such capacitors is formed by processing a ruthenium oxide layer at high temperature at or above 500° C. and low pressure 75 torr or below, most desirably 5 torr or below, to produce a roughened ruthenium layer having a textured surface with a mean feature size of at least about 100 Angstroms. The initial ruthenium oxide layer may be provided by chemical vapor deposition techniques or sputtering techniques or the like. The layer may be formed over an underlying electrically conductive layer. The processing may be performed in an inert ambient or in a reducing ambient. A nitrogen-supplying ambient or nitrogen-supplying reducing ambient may be used during the processing or afterwards to passivate the ruthenium for improved compatibility with high-dielectric-constant dielectric materials. Processing in an oxidizing ambient may also be performed to passivate the roughened layer. The roughened layer of ruthenium may be used to form an enhanced-surface-area electrically conductive layer. The resulting enhanced-surface-area electrically conductive layer may form a plate of a storage capacitor in an integrated circuit, such as in a memory cell of a DRAM or the like. In another approach, a tungsten nitride layer is provided as an first electrode of such a capacitor. The capacitor, or at least the tungsten nitride layer, is annealed to increase the capacitance of the capacitor.
Description
- The invention pertains to semiconductor devices and the fabrication thereof, and particularly to ruthenium- and tungsten-containing electrically conductive layers and the formation and use thereof.
- A capacitor generally includes two electrical conductors in close proximity to, but separated from, each other. The two conductors form the “plates” of the capacitor, and may be separated by a dielectric material. When a voltage is applied across the plates of a capacitor, electrical charge accumulates on the plates. If the plates are electrically isolated essentially immediately after a voltage is applied, the accumulated charge may be stored on the plates, thus “storing” the applied voltage difference.
- The fabrication of integrated circuits involves the formation of electrically conductive layers for use as various circuit components, including for use as capacitor plates. Memory circuits, such as DRAMs and the like, use electrically conductive layers to form the opposing plates of storage cell capacitors.
- The drive for higher-performance, lower-cost integrated circuits dictates ever-decreasing area for individual circuit features, including storage capacitors. Since capacitance of a capacitor (the amount of charge that can be stored as a function of applied voltage) generally varies with the area of capacitor plates, as the circuit area occupied by the storage capacitor decreases, it is desirable to take steps to preserve or increase capacitance despite the smaller occupied area, so that circuit function is not compromised.
- Various steps may be taken to increase or preserve capacitance without increasing the occupied area. For example, material(s) having higher dielectric constant may be used between the capacitor plates. Further, the plate surfaces may be roughened to increase the effective surface area of the plates without increasing the area occupied by he capacitor.
- One method for providing a roughened surface for a plate of a storage cell capacitor is to form the plate of hemispherical grain polysilicon (HSG), possibly with an overlying metal layer. The hemispherical grains of HSG enhance the surface area of the plate without increasing its occupied area.
- HSG presents difficulties in fabrication, however, because of the formation of silicon dioxide on and near the HSG. A silicon dioxide layer may form on the HSG, particularly during deposition of the capacitor's dielectric layer. Even with an intervening metal layer present, oxygen from the deposition of the dielectric layer can diffuse through the metal layer, forming silicon dioxide at the polysilicon surface. Silicon diffusion through the metal layer may also produce a silicon dioxide layer between the metal and the dielectric layers.
- Silicon dioxide between the metal layer and the HSG can degrade the electrical contact to the metal capacitor plate surface. Silicon dioxide between the metal layer and the dielectric layer can decrease the capacitance of the resulting capacitor.
- To attempt to avoid these negative effects caused by formation of silicon dioxide, a diffusion barrier layer may be employed between the HSG and the metal layer. However, in the typical capacitor geometry, the greater the total number of layers, the larger the required minimum area occupied by the capacitor. Further, the upper surface of each additional layer deposited tends to be smoother than the underlying surface, reducing the increased surface area provided by an underlying rough layer.
- While high-dielectric constant materials are known, many of these advantageous materials are formed with processes that are incompatible with other materials needed to form capacitors. For example, processes needed to form a particular dielectric layer can oxidize or otherwise impair the properties of the electrode layer on which the dielectric layer is to be formed. These processes can be incompatible because of the necessary process temperatures or process ambients.
- For these reasons, improved materials and methods are needed for forming conducting layers, insulating layers, and capacitors using such layers.
- The present invention provides improved conductive layers, dielectric layers, capacitors, methods for forming such layers, and capacitors using the layers.
- In a representative embodiment, enhanced-surface-area (rough-surfaced) ruthenium containing electrically conductive layers are provided. These layers are compatible with high-dielectric-constant materials and are useful in the formation of integrated circuits, particularly for plates of storage capacitors in memory cells.
- In one approach, the enhanced-surface-area electrically conductive layer may be formed by first forming a ruthenium oxide containing film or layer. The layer may be stoichiometric or non-stoichiometric, and may be amorphous or may have both ruthenium (Ru) and ruthenium oxide (RuO2) phases and may include other materials. The film may be formed, for example, by chemical vapor deposition techniques or by sputtering or any suitable techniques. The film may be formed over an underlying layer which may be electrically conductive.
- The ruthenium oxide film may be processed at low pressure and high temperature—generally at pressures at least about 75 torr or below, desirably about 20 torr or below, most desirably about 5 torr or below—and at temperatures in the range of about 500 to 900° C., desirably about 750 to about 850° C.—so as to convert at least some of the ruthenium oxide to ruthenium and to yield a roughened ruthenium-containing layer with a mean grain size desirably in the range of about 100 Angstroms or larger.
- The heating process, or anneal, is desirably performed in a non-oxidizing ambient. In an example embodiment, a nitrogen-supplying ambient or nitrogen-supplying reducing ambient may be used during the anneal. A nitrogen-supplying reducing ambient may be used to passivate the ruthenium for improved compatibility with high-dielectric-constant dielectric materials. In another alternative, a nitrogen-supplying reducing ambient may be used in a post-anneal to passivate an already roughened layer. In still another alternative, a post-anneal in an oxidizing ambient may be performed, following either the roughening anneal or the nitride-passivation anneal, as desired. This oxidizing post-anneal provides oxygen to the roughened layer to reduce the tendency of the ruthenium to scavenge oxygen during later processing.
- The enhanced-surface-area layer may be formed with or without a pre-anneal, performed at a higher pressure (such as about 600 torr), before the low pressure, high temperature anneal.
- The roughened layer of ruthenium may be used to provide an enhanced-surface-area electrically conductive layer.
- In an example embodiment, the roughened layer of ruthenium may be formed on an underlying electrically conductive layer, with the roughened layer and the underlying layer together functioning as an enhanced-surface-area electrically conductive layer.
- In another example embodiment, an electrically conductive layer may be formed on or over the roughened layer, with the overlying electrically conductive layer and the roughened layer constituting an enhanced-surface area electrically conductive layer.
- In either case, in an example capacitor embodiment for use in an integrated circuit, the resulting enhanced-surface-area electrically conductive layer may be used to form a plate of a storage capacitor in an integrated circuit, such as in a memory cell of a DRAM or the like.
- The ruthenium-containing enhanced-surface-area electrically conductive layer, particularly in the case of an anneal in nitrogen-supplying reducing ambient with an oxidizing post-anneal, has reduced tendency toward oxidation and is thus more compatible with the use of high-dielectric-constant dielectric materials, while still providing enhanced surface area. In addition, even if the ruthenium-containing layer oxidizes, it remains conductive. An additional metal layer thus may potentially be omitted from the capacitor structure, allowing smaller dimensions for capacitors with the same or even greater capacitance.
- In an alternative embodiment, a tungsten nitride layer is provided as a first electrode layer. A dielectric layer and a second electrode layer are conformally applied to the first electrode layer to form a capacitor. The capacitor, or at least the tungsten nitride layer, is annealed at an anneal temperature to increase the capacitance of the capacitor. In a specific embodiment, the anneal temperature is at least 500 C. and the capacitor (or the tungsten nitride layer) is maintained at the anneal temperature for at least 30 seconds.
- These methods, conductive and dielectric layers, and structures using the layers allow the design and fabrication of higher speed, higher density, and lower cost integrated circuits.
- FIG. 1 is a partial cross-section of layers used in a process according to one embodiment, the layers including a ruthenium oxide containing layer.
- FIG. 2 is a cross-section of the layers of FIG. 1 after a low-pressure, high-temperature anneal, including a roughened layer.
- FIG. 3 is a partial plan view of the layers of FIG. 2
- FIG. 4 is a cross-section similar to that of FIG. 2 but having an additional layer underlying the roughened layer.
- FIG. 5 is a cross section of the layers of FIG. 2 after formation of an additional layer overlying the roughened layer.
- FIG. 6 is a cross section of an enhanced-surface-area electrically conductive layer with a dielectric layer formed thereon according to one embodiment.
- FIG. 7 is a cross section of the layers of FIG. 6 with an electrically conductive layer formed on the dielectric layer.
- FIGS.8A-8B are cross-sections of two embodiments of capacitor structures that include a roughened layer.
- FIGS.9A-9C are cross-sections of capacitor structures that include a tungsten nitride electrode layer.
- The present invention allows creation of a surface-area-enhanced ruthenium electrically conductive layer that has improved compatibility with high-dielectric-constant (“high-κ”) dielectric materials as compared to hemispherical-grain polysilicon (HSG).
- The surface-area-enhanced electrically conductive layer is created by heating a film or layer comprising ruthenium oxide such as the
layer 12 of FIG. 1. The heating process, which may anneal the film or layer, is typically performed at low pressures of less than about 75 torr, desirably less than about 20 torr, and most desirably less than about 5 torr, and at high temperatures in the range of about 500 to 900° C., desirably about 750 to 850° C. The treatment is desirably performed in a non-oxidizing ambient. The heating process may be performed in a noble ambient, nitrogen ambient, or the like, or in a reducing ambient, which may reduce the temperature required. The heating process may also be performed in an electrically neutral environment, or with plasma or glow-discharge assistance or the like, which may also reduce the temperature required. Heating under relatively low pressure converts at least a portion of the ruthenium oxide to ruthenium and produces a rough surface on the layer. Temperature and pressure are preferably selected so as to enhance the ruthenium oxide to ruthenium conversion. - The surface-area-enhanced electrically conductive layer may be formed on a supporting
structure 10 shown in partial cross-section in FIG. 1. The supportingstructure 10 may be any structure present in or on an integrated circuit during the fabrication thereof. In a typical example application, the supporting structure may be an electrically conductive material that will be in electrical contact with a capacitor plate formed by the surface-area-enhanced electrically conductive layer. - The
ruthenium oxide layer 12 may be formed by any suitable method. Specific examples of such methods include chemical vapor deposition (CVD) or related process, or sputtering or related process, or the like. The ruthenium oxide layer may be stoichiometric ruthenium oxide (RuO2) or non-stoichiometric ruthenium oxide (RuOx). - If the
layer 12 is formed via CVD, the deposition may be performed, for example, at pressures of 1-20 torr, desirably about 5 torr. The oxygen may be supplied in the form of O2 or other oxidizing gas, such as N2O, NO, or ozone (O3). The oxygenating gas and a ruthenium precursor, and suitable diluent gasses, if desired, may be supplied at suitable flow rates, such as in the range of about 100-2000 sccm. Alternatively, the ruthenium precursor can be deliver by direct vaporization. Deposition may be performed for a time in the range of about 10 to 500 seconds, desirably for sufficient time and under sufficient conditions to deposit RuOx or RuO2 to a thickness in the range of about 100 to 600 Angstroms. - The resulting
ruthenium oxide layer 12 may optionally be pre-annealed, such as by rapid thermal anneal (RTA) in hydrogen or other suitable anneal environment at pressures in the range of 500 to 700 torr and temperatures in the range of 500 to 900° C. The pre-anneal stabilizes the film, promoting crystallization of ruthenium and ruthenium oxide phases. - The
ruthenium oxide layer 12, with or without a pre-anneal, is then treated at low pressure and high temperature as described above. The treatment may reduce the proportion of ruthenium oxide in the layer and increase the proportion of ruthenium. The ruthenium oxide in theruthenium oxide layer 12 is partially or completely converted to ruthenium by the anneal, leaving an enhanced-surface-area layer 16 shown in the cross section of FIG. 2. While the enhanced-surface-area layer 16 is referred to by separate reference character for convenience herein, it should be noted that thelayer 16 is formed from thelayer 12, and is the same layer in that sense. FIG. 3 shows a partial plan view of the roughenedruthenium layer 16 of FIG. 2. Although the example roughenedruthenium layer 16 shown in the figures is discontinuous, this is by way of example only and continuous films may also be produced. Increased thickness of theinitial layer 12 tends to produce more continuous films, as does reduced temperature and increased pressure during the anneal and reduced anneal time. - The anneal may be performed in a noble, nitrogen, or reducing ambient or the like. As an additional example embodiment, an anneal may be performed in a nitrogen-supplying reducing ambient such as such as ammonia, nitrogen, a nitrogen and hydrogen mixture, and the like. The anneal parameters may be selected such that “nitrogen-passivated” ruthenium in the form of RuNx is formed in the
layer 16, at least near the outermost surfaces thereof, passivating thelayer 16. - As another example alternative, nitride passivation may be used in the form of a post-anneal in a nitrogen-supplying reducing ambient.
- As yet another variation, a desirably brief post-anneal in an oxidizing ambient such as oxygen or ozone may be performed on the already roughened
layer 16, to form “oxygen-passivated” ruthenium or ruthenium nitride in the outermost portions of the layer 16 (RuOxNy or RuOx), in order to reduce or prevent the ruthenium from later scavenging oxygen from a nearby dielectric material. The oxidizing post-anneal may optionally follow a nitride passivation post-anneal. - As indicated in FIG. 2, the roughened
ruthenium layer 16, together with the supportingstructure 10 if electrically conductive, may together constitute an enhanced-surface-area electricallyconductive layer 26 compatible with high-dielectric-constant dielectric materials. - The
layer 16 produced such as described above may also be used in cooperation with other layers. This may be useful in cases where the supportingstructure 10 may not be electrically conductive or may be incompatible with high-dielectric-constant dielectric materials. In the discussion and claims herein, “on” used with respect to two layers, one “on” the other, means at least some contact between the layers, while “over” means the layers are in close proximity, but possibly with one or more additional intervening layers such that contact is not required. Neither “on” nor “over” implies any directionality as used herein. - As shown, for example, in FIG. 4, a
layer 22 of material may be formed over the supportingstructure 10, with the roughenedruthenium layer 16 then formed on thelayer 22. Thelayer 22 may be an electrically conductive layer to electrically connect all portions oflayer 16. Thelayer 22 may also act as a barrier layer to prevent contact between high-dielectric-constant dielectrics, to be used for capacitor formation, and the supportingstructure 10. If thelayer 22 is an electrically conductive layer,layer 22 together withlayer 16 constitute an enhanced-surface-area electricallyconductive layer 26. Any compatible electrically conductive material may be used, such as Pt, Ir, IrOx, Rh, RuSix, and SrRuOx and alloys thereof as well as RuSiOx and RuSiNx, for example. - Alternatively, as shown for example in FIG. 5, a
layer 24 of electrically conductive material may be formed conformally over thelayer 16 and over the supportingstructure 10. Thelayer 24, together with thelayer 16, then constitutes an enhanced-surface-area electricallyconductive layer 26. As with thelayer 22, thelayer 24 may function to electrically connect all portions oflayer 16, and may also function as a barrier layer to prevent contact between high-dielectric-constant dielectrics and the supportingstructure 10. Examples of such electrically conductive materials include the materials listed in the preceding paragraph. Ruthenium oxide is a desirable material because of compatibility with theunderlying ruthenium layer 16. - As described by way of example above with reference to FIGS.3-6, the supporting
structure 10 and/or one or more layers above or below the layer 16 (or both) may be electrically conductive and may be employed as needed to obtain conductivity and other desired properties. The resulting enhanced-surface-area electricallyconductive layer 26, shown by way of example in FIGS. 3, 5, and 6, is represented generically aslayer 26 in FIG. 6. To form a capacitor with the enhanced-surface-area electricallyconductive layer 26, alayer 28 of dielectric material, most desirably a high-dielectric-constant dielectric material (generally any dielectric with a dielectric constant of at least 9), such as tantalum pentoxide (Ta2O5), may be formed conformally over the enhanced-surface-area electrically conductive layer, as shown in FIG. 6. Other high-constant dielectrics may also be employed, such as barium strontium titanium oxide (Ba,Sr)TiO3, lead zirconium titanium oxide Pb(Zr,Ti)O3, and strontium bismuth tantalum oxide (SrBi2Ta2O9), for example. Thelayer 28 is desirably sufficiently thin and conforming to provide an at least somewhat enhanced surface area on the surface away from thelayer 26. - An electrically
conductive layer 30 may then be formed conformally over thedielectric layer 28, as shown in FIG. 7. The surface oflayer 30 uppermost in the figure is not shown because the layer may generally be of any thickness sufficiently thick to insure continuity of the layer and sufficiently thin to fit within the overall volume allotted to the capacitor. As shown in FIG. 7, the surface oflayer 30 next to thedielectric layer 28 desirably conforms to the enhanced surface area of thedielectric layer 28, providing an enhanced surface area for the electricallyconductive layer 30 as well. The two electrically conductive layers, layers 26 and 30, form the two plates of a capacitor. Both plates desirably have enhanced surface area relative to the area occupied by the capacitor. - Application of the plate structure shown in FIG. 7 to a container capacitor is illustrated in the cross-section of a container capacitor shown in FIG. 8A. The supporting
structure 10 may be an electrically conductive plug of polysilicon or other electrically conductive material formed at the bottom of an opening in adielectric material 32 such as borophosphosilicate glass (BPSG). The lower end of the plug typically electrically contacts a circuit element such as a transistor gate (not shown). At the sides of the cylindrical container, the BPSG itself functions a supporting structure for the capacitor plate structure. The relative thinness of the capacitor structure provided by the layer structure of FIG. 7 maximizes the capacitor plate surface area in the container capacitor of FIG. 8A, particularly for the inner (upper) electrode, the surface area of which decreases most rapidly with increasing thickness of the layer structure. The use of the enhanced-surface-area ruthenium electrically conductive layer thus provides improved capacitance in a given area. - Application of the plate structure shown in FIG. 7 to a stud capacitor is illustrated in the cross-section of a stud capacitor shown in FIG. 8B. The supporting
structure 10 includes aplug 25 that extends from asurface 27 and thelayers plug 25. - In a specific example, ruthenium oxide was deposited on substrates of BPSG to a thickness of about 600 Angstroms by CVD. The ruthenium oxide layers were pre-annealed in nitrogen for one minute at 800° C. and 600 torr, then annealed at 800° C. in nitrogen for varying times and at varying pressures. Such a pre-anneal can be omitted.
- On SEM examination, layers annealed for eight minutes at 4.5 torr showed marked surface roughness with mean grain size of about 100 Angstroms or larger, with good uniformity over the substrate surface. Layers annealed for eight minutes at 60 torr showed some surface roughness with a mean grain approaching 100 Angstroms, but with generally less roughness than at 4.5 torr. Layers annealed for eight minutes at 600 torr showed generally still less roughness and still smaller grain sizes than at 60 torr. Layers annealed for two minutes at 4.5 torr also showed a marked surface roughness, with possibly slightly less uniformity over the substrate surface than those annealed for eight minutes. X-ray diffraction studies of the annealed layers showed ruthenium as the primary constituent but the Ru/RuO2 ratio varied with processing conditions.
- Superior capacitors including metal-insulator-metal (MIM) capacitors can be obtained using a tungsten nitride layer as an electrode. The tungsten nitride layer can be formed by reactive sputtering of a tungsten target in a nitrogen containing ambient, or by a chemical vapor deposition process (CVD) such as a plasma enhanced CVD (PECVD), a metallo-organic CVD (MOCVD) process, atomic layer deposition (ALD), or other process. The tungsten nitride layer is conveniently formed using a thermal CVD process using tungsten fluoride (WF6) and ammonia (NH3) as precursors, and a 300 Angstrom thick layer can be formed using such a process in about 1-3 minutes. The thickness of the tungsten nitride layer can be varied but typically the thickness is in the range of 100-1000 Angstroms.
- As deposited, the tungsten nitride layer can contain a mixture of a stable tungsten nitride compound W2N and a metastable tungsten nitride compound WN. The metastable compound WN can be converted to the stable tungsten nitride compound W2N in a rapid thermal process (RTP) in which the temperature of the tungsten nitride layer is rapidly raised to an anneal temperature in the range of 600-800 C. and held at the anneal temperature for about 60 seconds. Typically, the temperature of the tungsten nitride layer is ramped up to and down from an anneal temperature of 700 C. in less than about 30 seconds. Such an anneal process is typically performed before a dielectric layer and a second electrode are formed on the tungsten nitride layer so that a capacitor structure is otherwise complete. The metastable compound WN may include defects and may be preferentially oxidized during deposition of dielectric materials such as Ta2O5 and subsequent annealing processes. Therefore, the capacitance of a capacitor formed without an anneal process tends to be low. In addition, the presence of defects tends to increase leakage currents. In a completed capacitor, the anneal process tends to increase capacitance by about 20% with respect to a capacitor without annealing and to reduce leakage currents that occur when voltages are applied to the electrodes.
- A dielectric layer consisting of any of various dielectric materials is formed on the tungsten nitride layer. Suitable dielectric materials include high-dielectric-constant materials such as tantalum pentoxide (Ta2O5), doped Ta2O5 such as Ti-doped Ta2O5, barium strontium titanium oxide (Ba,Sr)TiO3, lead zirconium titanium oxide Pb(Zr,Ti)O3, strontium bismuth tantalum oxide (SrBi2Ta2O9), BaTiO3, SrTiO3, Pb(Zr,Ti)O3, SrBi2Ta2O9, SrBi2Nb2O9, SrBi2(Nb,Ta)2O9, (Pb,La)(Zr,Ti)O3, Al2O3, ZrO2, HfO2, and SiOxNy. For Ta2O5, formation of a stoichiometric compound is preferred so that the Ta2O5 layer is not a tantalum rich layer, because tantalum rich Ta2O5 layers tend to be conducting, not insulating. Tantalum pentoxide dielectric layers are preferred in some applications because of its large dielectric constant and its stability. However, tantalum pentoxide is typically formed using a MOCVD process in an oxidizing ambient such as an oxygen, ozone, or N2O ambient. While many electrode layer materials cannot be exposed to oxidizing ambients, tungsten nitride is relatively unaffected by such ambients and therefore facilitates the use of tantalum pentoxide dielectric layers.
- An electrode layer of tungsten nitride or other conducting material is formed on the dielectric layer and serves as a top electrode for the capacitor. Other suitable conducting materials include TiN, TiON, WNx, TaN, Ta, Pt, Rh, Pt-Rh, Pt-RhOx, Ru, RuOx, Ir, IrOx, Pt-Ru, Pt-RuOx, Pt-Ir, Pt-IrOx, SrRuO3, Au, Pd, Al, Mo, Ag, polysilicon, and alloys thereof. These electrode materials can be formed by various processes. For example, ruthenium and platinum/rhodium are conveniently formed using a CVD process. After the dielectric layer and the electrode layers are formed, the capacitor is annealed as described above.
- FIGS.9A-9C illustrate several example capacitor geometries that include tungsten nitride electrodes. Referring to FIG. 9A, a
plate capacitor 51 is formed on a surface of asubstrate 53. Thesubstrate 53 can be any of various substrate materials including GaAs, silicon, or BPSG. Thecapacitor 51 includes afirst electrode 55, asecond electrode 57, and adielectric layer 59. In a representative example, thefirst electrode 55 is a tungsten nitride layer, the dielectric layer 58 is a Ta2O5 layer, the second electrode is a TiN layer, and thesubstrate 53 is BPSG. - When voltages are applied to electrodes of a capacitor such as the
capacitor 51, some electrical current flows between the electrodes. This current is generally undesirable and is referred to as a “leakage” current. Plate capacitors having electrodes of tungsten nitride have leakage currents of as little as about 20 nA/cm2, or as low as about 5 nA/cm2 for capacitors having dielectric layers 100 Angstroms thick and with an applied voltage of 1 V. - With reference to FIG. 9B, a
container capacitor 61 is formed in an etchedrecess 62 in asubstrate 63. A tungstennitride electrode layer 65 covers abottom surface 66 and aside surface 67 of therecess 62. A Ta2O5dielectric layer 69 covers theelectrode layer 65, substantially filling therecess 62 and a tungsten nitride electrode layer 71 (or other conductive layer) covers thedielectric layer 69. The dimensions of therecess 62 are selected to provide a desired capacitance, and can be selected in conjunction with a minimum feature size for other circuit elements that are formed on thesubstrate 63. In a representative example, therecess 62 has a diameter D of 200 nm and a depth Z of 1000 nm. For these dimensions, the tungsten nitride layer is preferably about 300 Angstroms (30 nm) thick. Tungsten nitride layers thinner than about 100 Angstroms (10 nm) tend to have voids. Because of these voids, such layers do not act as continuous electrodes, reducing the capacitance of thecapacitor 61. Tungsten nitride layers thicker than about 1000 Angstroms (100 nm) tend to occupy too much of the volume of therecess 62, also limiting the capacitance of thecapacitor 61. For container capacitors formed in larger recesses, thicker tungsten nitride layers can be used without sacrificing too much capacitance. - The
recess 62 is generally formed in thesubstrate 63 with an etching process. If thesubstrate 63 is BPSG, therecess 62 can be formed with a dry etch process such as plasma etching. While other etching processes are possible, because therecess 62 is deeper than wide, a selected etch process is preferably anisotropic. - Referring to FIG. 9C, a
stud capacitor 71 is formed on aplug 73 that extends from asurface 75 of asubstrate 77. A tungstennitride electrode layer 79 is formed on theplug 73 and is covered with adielectric layer 81 and anelectrode layer 83. Thedielectric layer 81 and the electrode layer can be formed of any of the materials mentioned above. Representative materials are Ta2O5 and TiN for thedielectric layer 81 and theelectrode layer 83, respectively. Theplug 73 may be an electrically conductive plug of polysilicon or other electrically conductive material formed in a recess in thesubstrate 77 such as a borophosphosilicate glass (BPSG). The lower end of the plug typically electrically contacts a circuit element such as a transistor gate (not shown). - In the above examples, a tungsten nitride layer is deposited directly on a substrate such as BPSG. Alternatively, a tungsten nitride layer can be formed or deposited on a titanium nitride (TiN) adhesion layer, or other adhesion layer, to improve the bonding of the tungsten nitride layer to the substrate.
- Variations within the scope and spirit of the disclosure above will be apparent to those of ordinary skill in the art. For example, the enhanced-surface-area layers can be used in ferroelectric memories to improve storage capacity. The scope of coverage is accordingly defined not by the particular example embodiments and variations explicitly described above, but by the claims below.
Claims (71)
1. A method of forming an enhanced-surface-area electrically conductive structure, the method comprising:
providing a layer containing ruthenium oxide;
converting at least a portion of the ruthenium oxide in the layer to ruthenium so as to produce a ruthenium-containing layer having a rough surface.
2. The method of claim 1 wherein the act of converting comprises heating the layer.
3. The method of claim 1 wherein the act of converting comprises exposing the layer to a reducing ambient.
4. The method of claim 1 wherein the act of converting comprises exposing the layer to a reduced-pressure environment.
5. The method of claim 1 wherein the step of converting comprises converting at least a portion of the ruthenium oxide in the layer to ruthenium so as to produce a layer having a textured surface with a mean feature size of at least about 100 Angstroms.
6. A method of forming an enhanced-surface-area electrically conductive structure, the method comprising:
providing a layer containing ruthenium oxide;
converting at least a portion of the ruthenium oxide to ruthenium by heating the layer in a reduced-pressure environment with a pressure of about 75 torr or less so as to produce a layer having a rough surface.
7. The method of claim 6 wherein the step of converting is performed in a reduced-pressure environment with a pressure of about 20 torr or less.
8. The method of claim 6 wherein the step of converting is performed in a reduced-pressure environment with a pressure of about 5 torr or less.
9. A method of forming an enhanced-surface-area electrically conductive structure, the method comprising:
providing a layer containing ruthenium oxide;
converting at least a portion of the ruthenium oxide to ruthenium by heating the layer to at least about 500° C. in a reduced-pressure environment with a pressure of about 75 torr or less for a sufficient time so as to produce a layer having a rough surface.
10. The method of claim 9 wherein the act of converting is performed by heating the layer to at least about 750° C.
11. The method of claim 9 wherein the act of converting is performed by heating the layer to at least about 800° C.
12. The method of claim 9 wherein the act of converting is performed by heating the layer to at least about 500° C. for at least about 2 minutes.
13. The method of claim 9 wherein the act of converting is performed by heating the layer to at least about 500° C. for a time in the range of about 2 to about 20 minutes.
14. A method of forming an enhanced-surface-area electrically conductive structure, the method comprising:
providing a layer containing ruthenium oxide; and
converting the ruthenium oxide in the layer to ruthenium so as to produce a ruthenium-containing layer having a rough surface.
15. A method of forming an enhanced-surface-area electrically conductive structure, the method comprising:
providing a layer containing ruthenium oxide;
converting some ruthenium oxide in the layer to ruthenium so as to produce a ruthenium-containing layer having a rough surface; and
exposing the layer having a rough surface to a ambient suitable to decrease the tendency of the layer to react with surrounding material.
16. The method of claim 15 wherein the act of exposing comprises exposing the layer having a rough surface to an oxidizing ambient.
17. The method of claim 15 wherein the act of exposing comprises exposing the layer having a rough surface to nitrogen ambient.
18. The method of claim 15 wherein the act of exposing comprises exposing the layer having a rough surface to a nitrogen-supplying reducing ambient.
19. The method of claim 15 wherein the act of exposing comprises exposing the layer having a rough surface first to a nitrogen-supplying reducing ambient then to an oxidizing ambient.
20. A method of forming an enhanced-surface-area electrically conductive structure, the method comprising:
providing a layer containing ruthenium oxide; and
converting some ruthenium oxide in the layer to ruthenium by heating the layer in a reduced-pressure environment in a non-oxidizing ambient so as to produce a ruthenium-containing layer having a rough surface.
21. The method of claim 20 wherein the act of converting is performed in a nitrogen ambient.
22. The method of claim 20 wherein the act of converting is performed in a reducing ambient.
23. The method of claim 20 wherein the act of converting is performed in a nitrogen-supplying reducing ambient.
24. The method of claim 20 wherein the act of converting is performed in an ammonia-containing ambient.
25. The method of claim 20 , wherein the act of converting is performed in a hydrogen-containing ambient.
26. The method of claim 20 , wherein the art of converting is performed in a helium-containing ambient.
27. The method of claim 20 , wherein the art of converting is performed in a neon-containing ambient.
28. The method of claim 20 , wherein the art of converting is performed in an argon-containing ambient.
29. The method of claim 20 further comprising exposing the layer having a rough surface to an oxidizing ambient.
30. A method of forming an enhanced-surface-area electrically conductive layer, the method comprising:
providing a layer containing ruthenium oxide;
selecting anneal conditions adapted to convert at least a portion of the ruthenium oxide to ruthenium; and
annealing the layer under said conditions so as to produce a layer having a rough surface.
31. A method of forming a ruthenium-containing enhanced-surface-area electrically conductive layer, the method comprising:
depositing a layer consisting essentially of ruthenium oxide onto a supporting structure; and
annealing the layer in reduced pressure environment in a non-oxidizing ambient so as to substantially convert the ruthenium oxide to ruthenium, leaving a roughened layer consisting essentially of ruthenium on the supporting structure.
32. A method of forming an enhanced-surface-area electrically conductive layer, the method comprising:
forming a layer of conducting material;
forming a layer comprising ruthenium oxide on the layer of conducting material; and
annealing the layer comprising ruthenium oxide so as to convert at least some of the ruthenium oxide to ruthenium so as to produce a layer having a textured surface with a mean feature size of about 100 Angstroms or more.
33. A method of forming an enhanced-surface-area electrically conductive layer, the method comprising:
providing a layer comprising ruthenium oxide;
annealing the layer comprising ruthenium oxide so as to convert at least some of the ruthenium oxide to ruthenium so as to produce a resulting layer having a textured surface with a mean feature size of about 100 Angstroms or more; and
forming a layer of electrically conductive material conformally over the resulting layer such that the surface of the conductive material away from the resulting layer has a textured surface generally corresponding to that of the resulting layer.
34. A method of forming a capacitor, the method comprising:
providing a layer containing ruthenium oxide;
converting least some of the ruthenium oxide to ruthenium so as to produce a resulting layer having a rough surface;
forming a layer of dielectric material over the resulting layer; and
forming a layer of conductive material over the layer of dielectric material.
35. The method of claim 34 wherein the act of forming a layer of dielectric material comprises forming a layer of high-dielectric-constant dielectric material.
36. The method of claim 34 , wherein at least some of the ruthenium oxide is converted to ruthenium by annealing the layer at a pressure of 75 torr or less.
37. The method of claim 34 , further comprising processing the layer containing ruthenium oxide to define a first electrode.
38. The method of claim 37 , wherein the first electrode is defined by an etching process.
39. The method of claim 37 , wherein the first electrode is defined by a chemical-mechanical polishing process.
40. The method of claim 37 , wherein the first electrode is defined prior to converting at least some of the ruthenium oxide to ruthenium.
41. A method of forming a capacitor, the method comprising:
providing a first layer of electrically conductive material;
forming a layer containing ruthenium oxide on the layer of electrically conductive material;
annealing the layer containing ruthenium oxide so as to convert at least some of the ruthenium oxide to ruthenium and so as to produce a rough resulting surface with a mean grain size of at least about 100 Angstroms;
forming a layer of dielectric material over the layer having a rough surface; and
forming a second layer of conductive material over the layer of dielectric material.
42. The method of claim 41 wherein the act of forming a layer of dielectric material comprises forming a layer of high-dielectric-constant dielectric material.
43. A method of forming a capacitor, the method comprising:
forming a first conductive layer containing tungsten nitride;
forming a layer of dielectric material over the first conductive layer; and
forming a second conductive layer over the layer of dielectric material.
44. The method of claim 43 , further comprising annealing at least the first conductive layer at an anneal temperature sufficient to convert a tungsten nitride compound WN into a tungsten nitride compound W2N.
45. The method of claim 44 , wherein the anneal temperature is at least 500 C. and the first conductive layer is maintained at the anneal temperature for at least 30 seconds.
46. The method of claim 44 , wherein the first conductive layer is formed conformally on a post.
47. The method of claim 44 , wherein the first conductive layer is formed conformally in a recess in a substrate.
48. The method of claim 44 , where the dielectric layer contains tantalum oxide.
49. A method of increasing a capacitance of a capacitor that includes a tungsten nitride electrode, the method comprising annealing the tungsten nitride layer at an anneal temperature sufficient to convert WN into W2N.
50. The method of claim 49 , wherein the anneal temperature is at least 500 C.
51. An integrated circuit comprising an enhanced-surface-area electrically conductive ruthenium-containing layer having a textured surface with a mean feature size of at least about 100 Angstroms.
52. An integrated circuit comprising an enhanced-surface-area electrically conductive nitrogen-passivated ruthenium-containing layer having a textured surface with a mean feature size of at least about 100 Angstroms.
53. An integrated circuit comprising an enhanced-surface-area electrically conductive nitrogen-passivated and oxygen-passivated ruthenium-containing layer having a textured surface with a mean feature size of at least about 100 Angstroms.
54. An integrated circuit comprising a nitrogen-passivated ruthenium-containing layer.
55. An integrated circuit comprising a nitrogen-passivated and oxygen-passivated ruthenium-containing layer.
56. An integrated circuit comprising an annealed tungsten nitride electrode layer.
57. The integrated circuit of claim 56 , wherein the annealed tungsten nitride electrode layer consists essentially of W2N.
58. The integrated circuit of claim 56 , further comprising a dielectric layer of tantalum pentoxide that covers the annealed tungsten nitride layer.
59. A method of forming a passivated layer of ruthenium or ruthenium oxide during fabrication of an electronic device, the method comprising:
providing a layer of ruthenium or ruthenium oxide; and
annealing the layer in a nitrogen-supplying or nitrogen-supplying and reducing ambient so as to passivate the layer.
60. The method of claim 59 further comprising annealing the layer in an oxidizing ambient.
61. The method of claim 59 wherein the act of annealing comprises annealing in an ammonia ambient.
62. The method of claim 59 wherein the act of annealing comprises annealing in a mixture comprising hydrogen and nitrogen.
63. The method of claim 59 wherein the act of annealing comprises annealing in nitrogen.
64. A method of applying a conductive film, the method comprising:
applying a layer of tungsten nitride; and
annealing the tungsten nitride layer.
65. The method of claim 64 , wherein the tungsten nitride layer includes a metastable tungsten nitride compound and the tungsten nitride layer is annealed at a temperature sufficient to convert at least some of the metastable compound to a stable compound.
66. A method of forming an array of capacitors, the method comprising:
providing a layer containing ruthenium oxide;
converting at least some of the ruthenium oxide to ruthenium so as to produce a resulting layer having a rough surface;
forming a layer of dielectric material over the resulting layer;
forming a conductive layer on the layer of dielectric material; and
defining an array of electrodes by patterning at least one of the ruthenium oxide layer or the resulting layer.
67. The method of claim 66 , wherein the array of electrodes is defined prior to forming the layer of dielectric material.
68. The method of claim 66 , wherein the array of electrodes is defined after forming the conductive layer on the dielectric layer.
69. The method of claim 65 , wherein the array of electrodes is defined by etching.
70. The method of claim 65 , wherein the array of electrodes is defined by chemical-mechanical polishing.
71. A DRAM, comprising an array of capacitors that includes electrodes defined in an enhanced-surface-area electrically conductive layer having a textured surface area with a mean surface area of about 100 Angstroms.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/226,008 US20030003697A1 (en) | 2000-06-08 | 2002-08-21 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US11/235,866 US20060076597A1 (en) | 2000-06-08 | 2005-09-26 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/590,795 US7253076B1 (en) | 2000-06-08 | 2000-06-08 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/002,779 US6833576B2 (en) | 2000-06-08 | 2001-10-29 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/226,008 US20030003697A1 (en) | 2000-06-08 | 2002-08-21 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/002,779 Division US6833576B2 (en) | 2000-06-08 | 2001-10-29 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/235,866 Division US20060076597A1 (en) | 2000-06-08 | 2005-09-26 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030003697A1 true US20030003697A1 (en) | 2003-01-02 |
Family
ID=24363746
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/590,795 Expired - Fee Related US7253076B1 (en) | 2000-06-08 | 2000-06-08 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/002,779 Expired - Fee Related US6833576B2 (en) | 2000-06-08 | 2001-10-29 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/002,906 Expired - Lifetime US6596583B2 (en) | 2000-06-08 | 2001-10-29 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/226,008 Abandoned US20030003697A1 (en) | 2000-06-08 | 2002-08-21 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US11/235,866 Abandoned US20060076597A1 (en) | 2000-06-08 | 2005-09-26 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/590,795 Expired - Fee Related US7253076B1 (en) | 2000-06-08 | 2000-06-08 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/002,779 Expired - Fee Related US6833576B2 (en) | 2000-06-08 | 2001-10-29 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
US10/002,906 Expired - Lifetime US6596583B2 (en) | 2000-06-08 | 2001-10-29 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/235,866 Abandoned US20060076597A1 (en) | 2000-06-08 | 2005-09-26 | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
Country Status (7)
Country | Link |
---|---|
US (5) | US7253076B1 (en) |
EP (1) | EP1297562B1 (en) |
JP (1) | JP4216585B2 (en) |
KR (1) | KR100746192B1 (en) |
CN (2) | CN1270352C (en) |
AU (1) | AU2001275398A1 (en) |
WO (1) | WO2001095378A2 (en) |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6646298B2 (en) * | 2001-07-11 | 2003-11-11 | Micron Technology, Inc. | Capacitor with oxygenated metal electrodes and high dielectric constant materials |
US20030226500A1 (en) * | 2002-06-05 | 2003-12-11 | Derderian Garo J. | Atomic layer deposition apparatus and methods |
US20040049908A1 (en) * | 2002-01-15 | 2004-03-18 | Quallion Llc | Electric storage battery construction and method of manufacture |
US20040065258A1 (en) * | 2002-10-08 | 2004-04-08 | Sandhu Gurtej S. | Atomic layer deposition methods and atomic layer deposition tools |
US20040226507A1 (en) * | 2003-04-24 | 2004-11-18 | Carpenter Craig M. | Methods for controlling mass flow rates and pressures in passageways coupled to reaction chambers and systems for depositing material onto microfeature workpieces in reaction chambers |
US20050022739A1 (en) * | 2002-07-08 | 2005-02-03 | Carpenter Craig M. | Apparatus and method for depositing materials onto microelectronic workpieces |
DE10330535A1 (en) * | 2003-07-07 | 2005-02-03 | Forschungszentrum Jülich GmbH | Production of a layer made from ferroelectric material used in the production of a ferroelectric capacitor comprises roughening a ferroelectric material layer on a surface and applying an electrode to the roughened surface |
US20050039680A1 (en) * | 2003-08-21 | 2005-02-24 | Beaman Kevin L. | Methods and apparatus for processing microfeature workpieces; methods for conditioning ALD reaction chambers |
US20050064212A1 (en) * | 2001-02-23 | 2005-03-24 | Dunlap Paul N. | Bonded part and method for producing same |
US20050061243A1 (en) * | 2003-09-18 | 2005-03-24 | Demetrius Sarigiannis | Systems and methods for depositing material onto microfeature workpieces in reaction chambers |
US20050081786A1 (en) * | 2003-10-15 | 2005-04-21 | Kubista David J. | Systems for depositing material onto workpieces in reaction chambers and methods for removing byproducts from reaction chambers |
US20050087130A1 (en) * | 2003-10-09 | 2005-04-28 | Derderian Garo J. | Apparatus and methods for plasma vapor deposition processes |
US20050087302A1 (en) * | 2003-10-10 | 2005-04-28 | Mardian Allen P. | Apparatus and methods for manufacturing microfeatures on workpieces using plasma vapor processes |
US20050126489A1 (en) * | 2003-12-10 | 2005-06-16 | Beaman Kevin L. | Methods and systems for controlling temperature during microfeature workpiece processing, e.g., CVD deposition |
US20050164466A1 (en) * | 2004-01-28 | 2005-07-28 | Zheng Lingyi A. | Methods for forming small-scale capacitor structures |
US20050249887A1 (en) * | 2004-05-06 | 2005-11-10 | Dando Ross S | Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces |
US20050249873A1 (en) * | 2004-05-05 | 2005-11-10 | Demetrius Sarigiannis | Apparatuses and methods for producing chemically reactive vapors used in manufacturing microelectronic devices |
US20050268856A1 (en) * | 2004-06-02 | 2005-12-08 | Miller Matthew W | Reactors, systems and methods for depositing thin films onto microfeature workpieces |
US20060115957A1 (en) * | 2003-09-17 | 2006-06-01 | Cem Basceri | Microfeature workpiece processing apparatus and methods for controlling deposition of materials on microfeature workpieces |
US20060165873A1 (en) * | 2005-01-25 | 2006-07-27 | Micron Technology, Inc. | Plasma detection and associated systems and methods for controlling microfeature workpiece deposition processes |
US20060198955A1 (en) * | 2003-08-21 | 2006-09-07 | Micron Technology, Inc. | Microfeature workpiece processing apparatus and methods for batch deposition of materials on microfeature workpieces |
US20060205187A1 (en) * | 2003-08-28 | 2006-09-14 | Micron Technology, Inc. | Methods and apparatus for processing microfeature workpieces, e.g., for depositing materials on microfeature workpieces |
US20060237138A1 (en) * | 2005-04-26 | 2006-10-26 | Micron Technology, Inc. | Apparatuses and methods for supporting microelectronic devices during plasma-based fabrication processes |
US20070160756A1 (en) * | 2006-01-07 | 2007-07-12 | Helmuth Treichel | Apparatus and method for the deposition of ruthenium containing films |
US20080150079A1 (en) * | 2005-12-29 | 2008-06-26 | Jae Suk Lee | Capacitor in semiconductor device and manufacturing method |
US20150348115A1 (en) * | 2014-06-03 | 2015-12-03 | Casio Computer Co., Ltd. | Content output apparatus, content output method, communication terminal, and computer-readable medium |
Families Citing this family (118)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6974766B1 (en) * | 1998-10-01 | 2005-12-13 | Applied Materials, Inc. | In situ deposition of a low κ dielectric layer, barrier layer, etch stop, and anti-reflective coating for damascene application |
US6620723B1 (en) * | 2000-06-27 | 2003-09-16 | Applied Materials, Inc. | Formation of boride barrier layers using chemisorption techniques |
US7405158B2 (en) | 2000-06-28 | 2008-07-29 | Applied Materials, Inc. | Methods for depositing tungsten layers employing atomic layer deposition techniques |
US6936538B2 (en) | 2001-07-16 | 2005-08-30 | Applied Materials, Inc. | Method and apparatus for depositing tungsten after surface treatment to improve film characteristics |
US6551929B1 (en) | 2000-06-28 | 2003-04-22 | Applied Materials, Inc. | Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques |
US7101795B1 (en) * | 2000-06-28 | 2006-09-05 | Applied Materials, Inc. | Method and apparatus for depositing refractory metal layers employing sequential deposition techniques to form a nucleation layer |
US7964505B2 (en) | 2005-01-19 | 2011-06-21 | Applied Materials, Inc. | Atomic layer deposition of tungsten materials |
US7732327B2 (en) | 2000-06-28 | 2010-06-08 | Applied Materials, Inc. | Vapor deposition of tungsten materials |
US7112503B1 (en) | 2000-08-31 | 2006-09-26 | Micron Technology, Inc. | Enhanced surface area capacitor fabrication methods |
US6420230B1 (en) | 2000-08-31 | 2002-07-16 | Micron Technology, Inc. | Capacitor fabrication methods and capacitor constructions |
US7217615B1 (en) | 2000-08-31 | 2007-05-15 | Micron Technology, Inc. | Capacitor fabrication methods including forming a conductive layer |
US6617248B1 (en) | 2000-11-10 | 2003-09-09 | Micron Technology, Inc. | Method for forming a ruthenium metal layer |
US7378719B2 (en) * | 2000-12-20 | 2008-05-27 | Micron Technology, Inc. | Low leakage MIM capacitor |
US6524867B2 (en) * | 2000-12-28 | 2003-02-25 | Micron Technology, Inc. | Method for forming platinum-rhodium stack as an oxygen barrier |
US6518610B2 (en) | 2001-02-20 | 2003-02-11 | Micron Technology, Inc. | Rhodium-rich oxygen barriers |
US9076843B2 (en) | 2001-05-22 | 2015-07-07 | Novellus Systems, Inc. | Method for producing ultra-thin tungsten layers with improved step coverage |
JP3863391B2 (en) * | 2001-06-13 | 2006-12-27 | Necエレクトロニクス株式会社 | Semiconductor device |
US6849545B2 (en) * | 2001-06-20 | 2005-02-01 | Applied Materials, Inc. | System and method to form a composite film stack utilizing sequential deposition techniques |
US7211144B2 (en) * | 2001-07-13 | 2007-05-01 | Applied Materials, Inc. | Pulsed nucleation deposition of tungsten layers |
US20070009658A1 (en) * | 2001-07-13 | 2007-01-11 | Yoo Jong H | Pulse nucleation enhanced nucleation technique for improved step coverage and better gap fill for WCVD process |
JP2005518088A (en) | 2001-07-16 | 2005-06-16 | アプライド マテリアルズ インコーポレイテッド | Formation of tungsten composite film |
US20030020122A1 (en) * | 2001-07-24 | 2003-01-30 | Joo Jae Hyun | Methods of forming integrated circuit electrodes and capacitors by wrinkling a layer that includes a noble metal oxide, and integrated circuit electrodes and capacitors fabricated thereby |
US7700454B2 (en) | 2001-07-24 | 2010-04-20 | Samsung Electronics Co., Ltd. | Methods of forming integrated circuit electrodes and capacitors by wrinkling a layer that includes a high percentage of impurities |
US8110489B2 (en) | 2001-07-25 | 2012-02-07 | Applied Materials, Inc. | Process for forming cobalt-containing materials |
US20090004850A1 (en) | 2001-07-25 | 2009-01-01 | Seshadri Ganguli | Process for forming cobalt and cobalt silicide materials in tungsten contact applications |
US20080268635A1 (en) * | 2001-07-25 | 2008-10-30 | Sang-Ho Yu | Process for forming cobalt and cobalt silicide materials in copper contact applications |
US9051641B2 (en) | 2001-07-25 | 2015-06-09 | Applied Materials, Inc. | Cobalt deposition on barrier surfaces |
KR100464404B1 (en) * | 2001-07-27 | 2005-01-03 | 삼성전자주식회사 | Method for manufacturing a semiconductor device |
US6458652B1 (en) * | 2001-08-20 | 2002-10-01 | Micron Technology, Inc. | Methods of forming capacitor electrodes |
TW589684B (en) * | 2001-10-10 | 2004-06-01 | Applied Materials Inc | Method for depositing refractory metal layers employing sequential deposition techniques |
US7780785B2 (en) | 2001-10-26 | 2010-08-24 | Applied Materials, Inc. | Gas delivery apparatus for atomic layer deposition |
US6916398B2 (en) | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
US6953730B2 (en) | 2001-12-20 | 2005-10-11 | Micron Technology, Inc. | Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics |
US6809026B2 (en) * | 2001-12-21 | 2004-10-26 | Applied Materials, Inc. | Selective deposition of a barrier layer on a metal film |
US6794704B2 (en) | 2002-01-16 | 2004-09-21 | Micron Technology, Inc. | Method for enhancing electrode surface area in DRAM cell capacitors |
US6911391B2 (en) | 2002-01-26 | 2005-06-28 | Applied Materials, Inc. | Integration of titanium and titanium nitride layers |
US6998014B2 (en) | 2002-01-26 | 2006-02-14 | Applied Materials, Inc. | Apparatus and method for plasma assisted deposition |
US6827978B2 (en) * | 2002-02-11 | 2004-12-07 | Applied Materials, Inc. | Deposition of tungsten films |
US6833161B2 (en) | 2002-02-26 | 2004-12-21 | Applied Materials, Inc. | Cyclical deposition of tungsten nitride for metal oxide gate electrode |
US20030159653A1 (en) * | 2002-02-28 | 2003-08-28 | Dando Ross S. | Manifold assembly for feeding reactive precursors to substrate processing chambers |
US6720027B2 (en) * | 2002-04-08 | 2004-04-13 | Applied Materials, Inc. | Cyclical deposition of a variable content titanium silicon nitride layer |
US6846516B2 (en) * | 2002-04-08 | 2005-01-25 | Applied Materials, Inc. | Multiple precursor cyclical deposition system |
US7279432B2 (en) | 2002-04-16 | 2007-10-09 | Applied Materials, Inc. | System and method for forming an integrated barrier layer |
US7105065B2 (en) * | 2002-04-25 | 2006-09-12 | Micron Technology, Inc. | Metal layer forming methods and capacitor electrode forming methods |
US7160577B2 (en) | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US7221586B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide nanolaminates |
US6838125B2 (en) * | 2002-07-10 | 2005-01-04 | Applied Materials, Inc. | Method of film deposition using activated precursor gases |
US6897106B2 (en) * | 2002-08-16 | 2005-05-24 | Samsung Electronics Co., Ltd. | Capacitor of semiconductor memory device that has composite Al2O3/HfO2 dielectric layer and method of manufacturing the same |
KR100450681B1 (en) * | 2002-08-16 | 2004-10-02 | 삼성전자주식회사 | Capacitor of semiconductor memory device and manufacturing method thereof |
US7199023B2 (en) | 2002-08-28 | 2007-04-03 | Micron Technology, Inc. | Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed |
US20040065255A1 (en) * | 2002-10-02 | 2004-04-08 | Applied Materials, Inc. | Cyclical layer deposition system |
US6821563B2 (en) | 2002-10-02 | 2004-11-23 | Applied Materials, Inc. | Gas distribution system for cyclical layer deposition |
US7262133B2 (en) * | 2003-01-07 | 2007-08-28 | Applied Materials, Inc. | Enhancement of copper line reliability using thin ALD tan film to cap the copper line |
US7183186B2 (en) | 2003-04-22 | 2007-02-27 | Micro Technology, Inc. | Atomic layer deposited ZrTiO4 films |
JP2007523994A (en) * | 2003-06-18 | 2007-08-23 | アプライド マテリアルズ インコーポレイテッド | Atomic layer deposition of barrier materials |
US7440255B2 (en) * | 2003-07-21 | 2008-10-21 | Micron Technology, Inc. | Capacitor constructions and methods of forming |
US7067438B2 (en) * | 2004-02-19 | 2006-06-27 | Micron Technology, Inc. | Atomic layer deposition method of forming an oxide comprising layer on a substrate |
US7199001B2 (en) * | 2004-03-29 | 2007-04-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming MIM capacitor electrodes |
US7170174B2 (en) * | 2004-08-24 | 2007-01-30 | Micron Technology, Inc. | Contact structure and contact liner process |
US7081421B2 (en) | 2004-08-26 | 2006-07-25 | Micron Technology, Inc. | Lanthanide oxide dielectric layer |
US7494939B2 (en) | 2004-08-31 | 2009-02-24 | Micron Technology, Inc. | Methods for forming a lanthanum-metal oxide dielectric layer |
US7429402B2 (en) * | 2004-12-10 | 2008-09-30 | Applied Materials, Inc. | Ruthenium as an underlayer for tungsten film deposition |
US7235501B2 (en) | 2004-12-13 | 2007-06-26 | Micron Technology, Inc. | Lanthanum hafnium oxide dielectrics |
US7662729B2 (en) | 2005-04-28 | 2010-02-16 | Micron Technology, Inc. | Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer |
US20060261441A1 (en) * | 2005-05-23 | 2006-11-23 | Micron Technology, Inc. | Process for forming a low carbon, low resistance metal film during the manufacture of a semiconductor device and systems including same |
CN100364048C (en) * | 2005-07-07 | 2008-01-23 | 友达光电股份有限公司 | Manufacturing method of metal/insulation layer/metal structure |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US20070099422A1 (en) * | 2005-10-28 | 2007-05-03 | Kapila Wijekoon | Process for electroless copper deposition |
KR101019293B1 (en) * | 2005-11-04 | 2011-03-07 | 어플라이드 머티어리얼스, 인코포레이티드 | Apparatus and process for plasma-enhanced atomic layer deposition |
US20070134861A1 (en) * | 2005-12-14 | 2007-06-14 | Jin-Ping Han | Semiconductor devices and methods of manufacture thereof |
TWI283475B (en) * | 2005-12-29 | 2007-07-01 | Ind Tech Res Inst | Bottom electrode of a metal-insulator-metal capacitor and method of manufacturing the same |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
WO2008005892A2 (en) * | 2006-06-30 | 2008-01-10 | Applied Materials, Inc. | Nanocrystal formation |
US7790360B2 (en) | 2007-03-05 | 2010-09-07 | Micron Technology, Inc. | Methods of forming multiple lines |
US8889507B2 (en) * | 2007-06-20 | 2014-11-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | MIM capacitors with improved reliability |
KR101544198B1 (en) * | 2007-10-17 | 2015-08-12 | 한국에이에스엠지니텍 주식회사 | Method of depositing ruthenium film |
JP5608315B2 (en) * | 2007-12-03 | 2014-10-15 | ピーエスフォー ルクスコ エスエイアールエル | Capacitor electrode and manufacturing method thereof, capacitor |
US8012532B2 (en) | 2007-12-18 | 2011-09-06 | Micron Technology, Inc. | Methods of making crystalline tantalum pentoxide |
US20090307026A1 (en) * | 2008-06-10 | 2009-12-10 | International Business Machines Corporation | Priority-based system for netting available coverage |
WO2010088684A2 (en) | 2009-02-02 | 2010-08-05 | Space Charge, LLC | Capacitor using carbon-based extensions |
JP5150534B2 (en) * | 2009-03-06 | 2013-02-20 | 信越ポリマー株式会社 | Coverlay film, method for producing the same, and flexible printed wiring board |
US8623733B2 (en) * | 2009-04-16 | 2014-01-07 | Novellus Systems, Inc. | Methods for depositing ultra thin low resistivity tungsten film for small critical dimension contacts and interconnects |
US9159571B2 (en) | 2009-04-16 | 2015-10-13 | Lam Research Corporation | Tungsten deposition process using germanium-containing reducing agent |
US9159551B2 (en) | 2009-07-02 | 2015-10-13 | Micron Technology, Inc. | Methods of forming capacitors |
US10256142B2 (en) | 2009-08-04 | 2019-04-09 | Novellus Systems, Inc. | Tungsten feature fill with nucleation inhibition |
US8709948B2 (en) * | 2010-03-12 | 2014-04-29 | Novellus Systems, Inc. | Tungsten barrier and seed for copper filled TSV |
US9129945B2 (en) * | 2010-03-24 | 2015-09-08 | Applied Materials, Inc. | Formation of liner and barrier for tungsten as gate electrode and as contact plug to reduce resistance and enhance device performance |
US8236645B1 (en) * | 2011-02-07 | 2012-08-07 | GlobalFoundries, Inc. | Integrated circuits having place-efficient capacitors and methods for fabricating the same |
US8524599B2 (en) * | 2011-03-17 | 2013-09-03 | Micron Technology, Inc. | Methods of forming at least one conductive element and methods of forming a semiconductor structure |
WO2013081477A1 (en) | 2011-11-30 | 2013-06-06 | Zinniatek Limited | A roofing, cladding or siding product, its manufacture and its use as part of a solar energy recovery system |
WO2013081478A1 (en) * | 2011-11-30 | 2013-06-06 | Zinniatek Limited | Photovoltaic systems |
WO2013148880A1 (en) | 2012-03-27 | 2013-10-03 | Novellus Systems, Inc. | Tungsten feature fill |
US10381266B2 (en) | 2012-03-27 | 2019-08-13 | Novellus Systems, Inc. | Tungsten feature fill with nucleation inhibition |
US11437269B2 (en) | 2012-03-27 | 2022-09-06 | Novellus Systems, Inc. | Tungsten feature fill with nucleation inhibition |
KR101990051B1 (en) * | 2012-08-31 | 2019-10-01 | 에스케이하이닉스 주식회사 | Semiconductor device with fluorine free tungsten barrier layer and method for fabricating the same |
US8853080B2 (en) | 2012-09-09 | 2014-10-07 | Novellus Systems, Inc. | Method for depositing tungsten film with low roughness and low resistivity |
US9153486B2 (en) | 2013-04-12 | 2015-10-06 | Lam Research Corporation | CVD based metal/semiconductor OHMIC contact for high volume manufacturing applications |
AU2014269204A1 (en) | 2013-05-23 | 2015-12-10 | Zinniatek Limited | Photovoltaic systems |
US9589808B2 (en) | 2013-12-19 | 2017-03-07 | Lam Research Corporation | Method for depositing extremely low resistivity tungsten |
EP3114415B1 (en) | 2014-03-07 | 2023-06-28 | Zinniatek Limited | Solar thermal roofing system |
US9349637B2 (en) | 2014-08-21 | 2016-05-24 | Lam Research Corporation | Method for void-free cobalt gap fill |
US9748137B2 (en) | 2014-08-21 | 2017-08-29 | Lam Research Corporation | Method for void-free cobalt gap fill |
US9997405B2 (en) | 2014-09-30 | 2018-06-12 | Lam Research Corporation | Feature fill with nucleation inhibition |
WO2016088026A1 (en) | 2014-12-01 | 2016-06-09 | Zinniatek Limited | A roofing, cladding or siding product |
AU2015356689B2 (en) | 2014-12-01 | 2020-10-15 | Zinniatek Limited | A roofing, cladding or siding apparatus |
US9953984B2 (en) | 2015-02-11 | 2018-04-24 | Lam Research Corporation | Tungsten for wordline applications |
US10170320B2 (en) | 2015-05-18 | 2019-01-01 | Lam Research Corporation | Feature fill with multi-stage nucleation inhibition |
US9754824B2 (en) | 2015-05-27 | 2017-09-05 | Lam Research Corporation | Tungsten films having low fluorine content |
US9978605B2 (en) | 2015-05-27 | 2018-05-22 | Lam Research Corporation | Method of forming low resistivity fluorine free tungsten film without nucleation |
US9613818B2 (en) | 2015-05-27 | 2017-04-04 | Lam Research Corporation | Deposition of low fluorine tungsten by sequential CVD process |
US11227825B2 (en) * | 2015-12-21 | 2022-01-18 | Intel Corporation | High performance integrated RF passives using dual lithography process |
US10573522B2 (en) | 2016-08-16 | 2020-02-25 | Lam Research Corporation | Method for preventing line bending during metal fill process |
AU2017345370B2 (en) | 2016-10-17 | 2023-08-31 | Zinniatek Limited | A roofing, cladding or siding module or apparatus |
US10211099B2 (en) | 2016-12-19 | 2019-02-19 | Lam Research Corporation | Chamber conditioning for remote plasma process |
KR20200032756A (en) | 2017-08-14 | 2020-03-26 | 램 리써치 코포레이션 | Metal filling process for 3D vertical NAND wordlines |
WO2019213604A1 (en) | 2018-05-03 | 2019-11-07 | Lam Research Corporation | Method of depositing tungsten and other metals in 3d nand structures |
US11702840B2 (en) | 2018-12-19 | 2023-07-18 | Zinniatek Limited | Roofing, cladding or siding module, its manufacture and use |
US11101274B2 (en) * | 2019-12-05 | 2021-08-24 | Micron Technology, Inc. | Ferroelectric capacitor, a ferroelectric memory cell, an array of ferroelectric memory cells, and a method of forming a ferroelectric capacitor |
Citations (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US596014A (en) * | 1897-12-21 | Flexible rotary roll | ||
US4105442A (en) * | 1976-06-21 | 1978-08-08 | The National Institute For Metallurgy | Separation and purification of ruthenium |
US4132569A (en) * | 1977-10-25 | 1979-01-02 | Diamond Shamrock Corporation | Ruthenium recovery process |
US4564702A (en) * | 1983-04-28 | 1986-01-14 | Standard Oil Company (Indiana) | Hydrogenation reactions |
US4851895A (en) * | 1985-05-06 | 1989-07-25 | American Telephone And Telegraph Company, At&T Bell Laboratories | Metallization for integrated devices |
US4923715A (en) * | 1986-03-31 | 1990-05-08 | Kabushiki Kaisha Toshiba | Method of forming thin film by chemical vapor deposition |
US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
US5109238A (en) * | 1986-11-14 | 1992-04-28 | Hitachi, Ltd. | Thick film resistor material and thermal head obtained therefrom |
US5130885A (en) * | 1991-07-10 | 1992-07-14 | Micron Technology, Inc. | Dram cell in which a silicon-germanium alloy layer having a rough surface morphology is utilized for a capacitive surface |
US5318920A (en) * | 1991-10-17 | 1994-06-07 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing a capacitor having a rough electrode surface |
US5342800A (en) * | 1991-11-12 | 1994-08-30 | Goldstar Electron Co., Ltd. | Method of making memory cell capacitor |
US5358889A (en) * | 1993-04-29 | 1994-10-25 | Northern Telecom Limited | Formation of ruthenium oxide for integrated circuits |
US5364813A (en) * | 1993-09-01 | 1994-11-15 | Industrial Technology Research Institute | Stacked DRAM poly plate capacitor |
US5372962A (en) * | 1992-01-31 | 1994-12-13 | Nec Corporation | Method of making a semiconductor integrated circuit device having a capacitor with a porous surface of an electrode |
US5427974A (en) * | 1994-03-18 | 1995-06-27 | United Microelectronics Corporation | Method for forming a capacitor in a DRAM cell using a rough overlayer of tungsten |
US5466310A (en) * | 1991-02-19 | 1995-11-14 | The Australian National University | Production of metal and metalloid nitrides |
US5608247A (en) * | 1994-06-14 | 1997-03-04 | Micron Technology Inc. | Storage capacitor structures using CVD tin on hemispherical grain silicon |
US5612560A (en) * | 1995-10-31 | 1997-03-18 | Northern Telecom Limited | Electrode structure for ferroelectric capacitors for integrated circuits |
US5696017A (en) * | 1993-12-28 | 1997-12-09 | Nec Corporation | Method of fabricating a semiconductor device with a capacitor structure having increased capacitance |
US5834357A (en) * | 1994-12-15 | 1998-11-10 | Samsung Electronics Co., Ltd. | Fabricating method of making a fin shaped capacitor |
US5852307A (en) * | 1995-07-28 | 1998-12-22 | Kabushiki Kaisha Toshiba | Semiconductor device with capacitor |
US5877063A (en) * | 1995-07-17 | 1999-03-02 | Micron Technology, Inc. | Method of forming rough polysilicon surfaces |
US5893731A (en) * | 1997-05-23 | 1999-04-13 | Industrial Technology Research Institute | Method for fabricating low cost integrated resistor capacitor combinations |
US5923999A (en) * | 1996-10-29 | 1999-07-13 | International Business Machines Corporation | Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device |
US5926360A (en) * | 1996-12-11 | 1999-07-20 | International Business Machines Corporation | Metallized oxide structure and fabrication |
US5930584A (en) * | 1996-04-10 | 1999-07-27 | United Microelectronics Corp. | Process for fabricating low leakage current electrode for LPCVD titanium oxide films |
US5959327A (en) * | 1993-04-02 | 1999-09-28 | Micron Technology, Inc. | Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same |
US5962065A (en) * | 1995-12-15 | 1999-10-05 | Micron Technology, Inc. | Method of forming polysilicon having a desired surface roughness |
US5970309A (en) * | 1995-09-19 | 1999-10-19 | Samsung Electronics Co., Ltd. | Method of manufacturing a capacitor and a capacitor electrode in semiconductor device |
US5985714A (en) * | 1995-05-17 | 1999-11-16 | Micron Technology, Inc. | Method of forming a capacitor |
US6010931A (en) * | 1997-01-21 | 2000-01-04 | United Microelectronics Corp. | Planarization technique for DRAM cell capacitor electrode |
US6015743A (en) * | 1995-10-06 | 2000-01-18 | Zahurak; John K. | Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon and a hemispherical grain polysilicon layer produced according to the method |
US6037220A (en) * | 1998-07-24 | 2000-03-14 | Vanguard International Semiconductor Corporation | Method of increasing the surface area of a DRAM capacitor structure via the use of hemispherical grained polysilicon |
US6049101A (en) * | 1997-06-23 | 2000-04-11 | Micron Technology, Inc. | Processing methods of forming a capacitor, and capacitor construction |
US6060351A (en) * | 1997-12-24 | 2000-05-09 | Micron Technology, Inc. | Process for forming capacitor over bit line memory cell |
US6060367A (en) * | 1998-04-14 | 2000-05-09 | United Semiconductor Circuit Corp. | Method of forming capacitors |
US6091099A (en) * | 1996-11-14 | 2000-07-18 | Kabushiki Kaisha Toshiba | Semiconductor device with tantalum and ruthenium |
US6204203B1 (en) * | 1998-10-14 | 2001-03-20 | Applied Materials, Inc. | Post deposition treatment of dielectric films for interface control |
US6218233B1 (en) * | 1997-11-04 | 2001-04-17 | Nec Corporation | Thin film capacitor having an improved bottom electrode and method of forming the same |
US6284587B1 (en) * | 1997-10-27 | 2001-09-04 | Oki Electric Industry Co., Ltd. | Fabricating method for semiconductor device |
US6294807B1 (en) * | 1999-02-26 | 2001-09-25 | Agere Systems Guardian Corp. | Semiconductor device structure including a tantalum pentoxide layer sandwiched between silicon nitride layers |
US6309713B1 (en) * | 1997-06-30 | 2001-10-30 | Applied Materials, Inc. | Deposition of tungsten nitride by plasma enhanced chemical vapor deposition |
US6344413B1 (en) * | 1997-12-22 | 2002-02-05 | Motorola Inc. | Method for forming a semiconductor device |
US6355492B1 (en) * | 1997-01-22 | 2002-03-12 | Sony Corporation | Process for the manufacturing of oxide electrodes for ferroelectric capacitor |
US6365502B1 (en) * | 1998-12-22 | 2002-04-02 | Cvc Products, Inc. | Microelectronic interconnect material with adhesion promotion layer and fabrication method |
US6409904B1 (en) * | 1998-12-01 | 2002-06-25 | Nutool, Inc. | Method and apparatus for depositing and controlling the texture of a thin film |
US6436786B1 (en) * | 1999-05-14 | 2002-08-20 | Matsushita Electronics Corporation | Method for fabricating a semiconductor device |
US6458651B2 (en) * | 2000-03-01 | 2002-10-01 | Micron Technology, Inc. | Method of forming a capacitor and an electrical connection thereto |
US6458183B1 (en) * | 1999-09-07 | 2002-10-01 | Colonial Metals, Inc. | Method for purifying ruthenium and related processes |
US6635523B1 (en) * | 1997-12-04 | 2003-10-21 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6034388B2 (en) * | 1980-10-29 | 1985-08-08 | 凸版印刷株式会社 | Pressure heating sterilization method |
JPS6257610A (en) * | 1985-09-04 | 1987-03-13 | Agency Of Ind Science & Technol | Separation of aqueous organic matter solution |
JPS62256931A (en) * | 1986-04-28 | 1987-11-09 | Tanaka Kikinzoku Kogyo Kk | Method for recovering ruthenium |
JPH02197532A (en) * | 1989-01-26 | 1990-08-06 | Tanaka Kikinzoku Kogyo Kk | Method for recovering ru from metallic electrode |
JPH0321490A (en) * | 1989-06-20 | 1991-01-30 | Fuji Photo Film Co Ltd | Thermal recording material |
JP3126510B2 (en) | 1992-08-12 | 2001-01-22 | 鐘紡株式会社 | Super absorbent nonwoven material |
US5696014A (en) | 1994-03-11 | 1997-12-09 | Micron Semiconductor, Inc. | Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch |
KR960019696A (en) * | 1994-11-23 | 1996-06-17 | 김광호 | Capacitor Structure and Manufacturing Method Thereof |
KR100228760B1 (en) | 1995-12-20 | 1999-11-01 | 김영환 | Capacitor fabrication method of semiconductor device |
KR100230361B1 (en) | 1996-06-25 | 1999-11-15 | 윤종용 | Uneven metal film and method for fabricating capacitor using this |
US6364813B1 (en) * | 1997-04-16 | 2002-04-02 | Transmisiones Tsp, S.A. De C.V. | Method and apparatus for operating a clutch in an automated mechanical transmission |
US5963458A (en) * | 1997-07-29 | 1999-10-05 | Siemens Building Technologies, Inc. | Digital controller for a cooling and heating plant having near-optimal global set point control strategy |
JPH11224938A (en) * | 1997-12-04 | 1999-08-17 | Fujitsu Ltd | Semiconductor device and fabrication thereof |
KR100269331B1 (en) * | 1998-07-06 | 2000-10-16 | 윤종용 | Method for forming a capacitor with dielectric film having high dielectric constant |
-
2000
- 2000-06-08 US US09/590,795 patent/US7253076B1/en not_active Expired - Fee Related
-
2001
- 2001-06-07 CN CNB018109195A patent/CN1270352C/en not_active Expired - Fee Related
- 2001-06-07 WO PCT/US2001/018585 patent/WO2001095378A2/en active Application Filing
- 2001-06-07 CN CNB2006100925169A patent/CN100446178C/en not_active Expired - Fee Related
- 2001-06-07 AU AU2001275398A patent/AU2001275398A1/en not_active Abandoned
- 2001-06-07 JP JP2002502821A patent/JP4216585B2/en not_active Expired - Fee Related
- 2001-06-07 KR KR1020027016729A patent/KR100746192B1/en not_active IP Right Cessation
- 2001-06-07 EP EP01942105.6A patent/EP1297562B1/en not_active Expired - Lifetime
- 2001-10-29 US US10/002,779 patent/US6833576B2/en not_active Expired - Fee Related
- 2001-10-29 US US10/002,906 patent/US6596583B2/en not_active Expired - Lifetime
-
2002
- 2002-08-21 US US10/226,008 patent/US20030003697A1/en not_active Abandoned
-
2005
- 2005-09-26 US US11/235,866 patent/US20060076597A1/en not_active Abandoned
Patent Citations (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US596014A (en) * | 1897-12-21 | Flexible rotary roll | ||
US4105442A (en) * | 1976-06-21 | 1978-08-08 | The National Institute For Metallurgy | Separation and purification of ruthenium |
US4132569A (en) * | 1977-10-25 | 1979-01-02 | Diamond Shamrock Corporation | Ruthenium recovery process |
US4564702A (en) * | 1983-04-28 | 1986-01-14 | Standard Oil Company (Indiana) | Hydrogenation reactions |
US4851895A (en) * | 1985-05-06 | 1989-07-25 | American Telephone And Telegraph Company, At&T Bell Laboratories | Metallization for integrated devices |
US4923715A (en) * | 1986-03-31 | 1990-05-08 | Kabushiki Kaisha Toshiba | Method of forming thin film by chemical vapor deposition |
US5109238A (en) * | 1986-11-14 | 1992-04-28 | Hitachi, Ltd. | Thick film resistor material and thermal head obtained therefrom |
US5466310A (en) * | 1991-02-19 | 1995-11-14 | The Australian National University | Production of metal and metalloid nitrides |
US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
US5130885A (en) * | 1991-07-10 | 1992-07-14 | Micron Technology, Inc. | Dram cell in which a silicon-germanium alloy layer having a rough surface morphology is utilized for a capacitive surface |
US5318920A (en) * | 1991-10-17 | 1994-06-07 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing a capacitor having a rough electrode surface |
US5342800A (en) * | 1991-11-12 | 1994-08-30 | Goldstar Electron Co., Ltd. | Method of making memory cell capacitor |
US5372962A (en) * | 1992-01-31 | 1994-12-13 | Nec Corporation | Method of making a semiconductor integrated circuit device having a capacitor with a porous surface of an electrode |
US5959327A (en) * | 1993-04-02 | 1999-09-28 | Micron Technology, Inc. | Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same |
US5358889A (en) * | 1993-04-29 | 1994-10-25 | Northern Telecom Limited | Formation of ruthenium oxide for integrated circuits |
US5364813A (en) * | 1993-09-01 | 1994-11-15 | Industrial Technology Research Institute | Stacked DRAM poly plate capacitor |
US5696017A (en) * | 1993-12-28 | 1997-12-09 | Nec Corporation | Method of fabricating a semiconductor device with a capacitor structure having increased capacitance |
US5427974A (en) * | 1994-03-18 | 1995-06-27 | United Microelectronics Corporation | Method for forming a capacitor in a DRAM cell using a rough overlayer of tungsten |
US5608247A (en) * | 1994-06-14 | 1997-03-04 | Micron Technology Inc. | Storage capacitor structures using CVD tin on hemispherical grain silicon |
US5834357A (en) * | 1994-12-15 | 1998-11-10 | Samsung Electronics Co., Ltd. | Fabricating method of making a fin shaped capacitor |
US5985714A (en) * | 1995-05-17 | 1999-11-16 | Micron Technology, Inc. | Method of forming a capacitor |
US5877063A (en) * | 1995-07-17 | 1999-03-02 | Micron Technology, Inc. | Method of forming rough polysilicon surfaces |
US5852307A (en) * | 1995-07-28 | 1998-12-22 | Kabushiki Kaisha Toshiba | Semiconductor device with capacitor |
US5970309A (en) * | 1995-09-19 | 1999-10-19 | Samsung Electronics Co., Ltd. | Method of manufacturing a capacitor and a capacitor electrode in semiconductor device |
US6015743A (en) * | 1995-10-06 | 2000-01-18 | Zahurak; John K. | Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon and a hemispherical grain polysilicon layer produced according to the method |
US5612560A (en) * | 1995-10-31 | 1997-03-18 | Northern Telecom Limited | Electrode structure for ferroelectric capacitors for integrated circuits |
US5962065A (en) * | 1995-12-15 | 1999-10-05 | Micron Technology, Inc. | Method of forming polysilicon having a desired surface roughness |
US5930584A (en) * | 1996-04-10 | 1999-07-27 | United Microelectronics Corp. | Process for fabricating low leakage current electrode for LPCVD titanium oxide films |
US5923999A (en) * | 1996-10-29 | 1999-07-13 | International Business Machines Corporation | Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device |
US6091099A (en) * | 1996-11-14 | 2000-07-18 | Kabushiki Kaisha Toshiba | Semiconductor device with tantalum and ruthenium |
US5926360A (en) * | 1996-12-11 | 1999-07-20 | International Business Machines Corporation | Metallized oxide structure and fabrication |
US6010931A (en) * | 1997-01-21 | 2000-01-04 | United Microelectronics Corp. | Planarization technique for DRAM cell capacitor electrode |
US6355492B1 (en) * | 1997-01-22 | 2002-03-12 | Sony Corporation | Process for the manufacturing of oxide electrodes for ferroelectric capacitor |
US5893731A (en) * | 1997-05-23 | 1999-04-13 | Industrial Technology Research Institute | Method for fabricating low cost integrated resistor capacitor combinations |
US6049101A (en) * | 1997-06-23 | 2000-04-11 | Micron Technology, Inc. | Processing methods of forming a capacitor, and capacitor construction |
US6309713B1 (en) * | 1997-06-30 | 2001-10-30 | Applied Materials, Inc. | Deposition of tungsten nitride by plasma enhanced chemical vapor deposition |
US6284587B1 (en) * | 1997-10-27 | 2001-09-04 | Oki Electric Industry Co., Ltd. | Fabricating method for semiconductor device |
US6218233B1 (en) * | 1997-11-04 | 2001-04-17 | Nec Corporation | Thin film capacitor having an improved bottom electrode and method of forming the same |
US6635523B1 (en) * | 1997-12-04 | 2003-10-21 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US6344413B1 (en) * | 1997-12-22 | 2002-02-05 | Motorola Inc. | Method for forming a semiconductor device |
US6060351A (en) * | 1997-12-24 | 2000-05-09 | Micron Technology, Inc. | Process for forming capacitor over bit line memory cell |
US6060367A (en) * | 1998-04-14 | 2000-05-09 | United Semiconductor Circuit Corp. | Method of forming capacitors |
US6037220A (en) * | 1998-07-24 | 2000-03-14 | Vanguard International Semiconductor Corporation | Method of increasing the surface area of a DRAM capacitor structure via the use of hemispherical grained polysilicon |
US6204203B1 (en) * | 1998-10-14 | 2001-03-20 | Applied Materials, Inc. | Post deposition treatment of dielectric films for interface control |
US6409904B1 (en) * | 1998-12-01 | 2002-06-25 | Nutool, Inc. | Method and apparatus for depositing and controlling the texture of a thin film |
US6365502B1 (en) * | 1998-12-22 | 2002-04-02 | Cvc Products, Inc. | Microelectronic interconnect material with adhesion promotion layer and fabrication method |
US6294807B1 (en) * | 1999-02-26 | 2001-09-25 | Agere Systems Guardian Corp. | Semiconductor device structure including a tantalum pentoxide layer sandwiched between silicon nitride layers |
US6436786B1 (en) * | 1999-05-14 | 2002-08-20 | Matsushita Electronics Corporation | Method for fabricating a semiconductor device |
US6458183B1 (en) * | 1999-09-07 | 2002-10-01 | Colonial Metals, Inc. | Method for purifying ruthenium and related processes |
US6458651B2 (en) * | 2000-03-01 | 2002-10-01 | Micron Technology, Inc. | Method of forming a capacitor and an electrical connection thereto |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050064212A1 (en) * | 2001-02-23 | 2005-03-24 | Dunlap Paul N. | Bonded part and method for producing same |
US6646298B2 (en) * | 2001-07-11 | 2003-11-11 | Micron Technology, Inc. | Capacitor with oxygenated metal electrodes and high dielectric constant materials |
US20040049908A1 (en) * | 2002-01-15 | 2004-03-18 | Quallion Llc | Electric storage battery construction and method of manufacture |
US20030226500A1 (en) * | 2002-06-05 | 2003-12-11 | Derderian Garo J. | Atomic layer deposition apparatus and methods |
US6896730B2 (en) | 2002-06-05 | 2005-05-24 | Micron Technology, Inc. | Atomic layer deposition apparatus and methods |
US20050022739A1 (en) * | 2002-07-08 | 2005-02-03 | Carpenter Craig M. | Apparatus and method for depositing materials onto microelectronic workpieces |
US6916374B2 (en) | 2002-10-08 | 2005-07-12 | Micron Technology, Inc. | Atomic layer deposition methods and atomic layer deposition tools |
US7279041B2 (en) | 2002-10-08 | 2007-10-09 | Micron Technology, Inc. | Atomic layer deposition methods and atomic layer deposition tools |
US20040065258A1 (en) * | 2002-10-08 | 2004-04-08 | Sandhu Gurtej S. | Atomic layer deposition methods and atomic layer deposition tools |
US20050245093A1 (en) * | 2002-10-08 | 2005-11-03 | Sandhu Gurtej S | Atomic layer deposition methods and atomic layer deposition tools |
US20040226507A1 (en) * | 2003-04-24 | 2004-11-18 | Carpenter Craig M. | Methods for controlling mass flow rates and pressures in passageways coupled to reaction chambers and systems for depositing material onto microfeature workpieces in reaction chambers |
DE10330535A1 (en) * | 2003-07-07 | 2005-02-03 | Forschungszentrum Jülich GmbH | Production of a layer made from ferroelectric material used in the production of a ferroelectric capacitor comprises roughening a ferroelectric material layer on a surface and applying an electrode to the roughened surface |
US20050039680A1 (en) * | 2003-08-21 | 2005-02-24 | Beaman Kevin L. | Methods and apparatus for processing microfeature workpieces; methods for conditioning ALD reaction chambers |
US20060198955A1 (en) * | 2003-08-21 | 2006-09-07 | Micron Technology, Inc. | Microfeature workpiece processing apparatus and methods for batch deposition of materials on microfeature workpieces |
US20060205187A1 (en) * | 2003-08-28 | 2006-09-14 | Micron Technology, Inc. | Methods and apparatus for processing microfeature workpieces, e.g., for depositing materials on microfeature workpieces |
US20060115957A1 (en) * | 2003-09-17 | 2006-06-01 | Cem Basceri | Microfeature workpiece processing apparatus and methods for controlling deposition of materials on microfeature workpieces |
US20050061243A1 (en) * | 2003-09-18 | 2005-03-24 | Demetrius Sarigiannis | Systems and methods for depositing material onto microfeature workpieces in reaction chambers |
US20050087130A1 (en) * | 2003-10-09 | 2005-04-28 | Derderian Garo J. | Apparatus and methods for plasma vapor deposition processes |
US20050087302A1 (en) * | 2003-10-10 | 2005-04-28 | Mardian Allen P. | Apparatus and methods for manufacturing microfeatures on workpieces using plasma vapor processes |
US7647886B2 (en) | 2003-10-15 | 2010-01-19 | Micron Technology, Inc. | Systems for depositing material onto workpieces in reaction chambers and methods for removing byproducts from reaction chambers |
US20050081786A1 (en) * | 2003-10-15 | 2005-04-21 | Kubista David J. | Systems for depositing material onto workpieces in reaction chambers and methods for removing byproducts from reaction chambers |
US20060204649A1 (en) * | 2003-12-10 | 2006-09-14 | Micron Technology, Inc. | Methods and systems for controlling temperature during microfeature workpiece processing, E.G. CVD deposition |
US7771537B2 (en) | 2003-12-10 | 2010-08-10 | Micron Technology, Inc. | Methods and systems for controlling temperature during microfeature workpiece processing, E.G. CVD deposition |
US8518184B2 (en) | 2003-12-10 | 2013-08-27 | Micron Technology, Inc. | Methods and systems for controlling temperature during microfeature workpiece processing, E.G., CVD deposition |
US20050126489A1 (en) * | 2003-12-10 | 2005-06-16 | Beaman Kevin L. | Methods and systems for controlling temperature during microfeature workpiece processing, e.g., CVD deposition |
US8384192B2 (en) | 2004-01-28 | 2013-02-26 | Micron Technology, Inc. | Methods for forming small-scale capacitor structures |
US20050164466A1 (en) * | 2004-01-28 | 2005-07-28 | Zheng Lingyi A. | Methods for forming small-scale capacitor structures |
US7906393B2 (en) | 2004-01-28 | 2011-03-15 | Micron Technology, Inc. | Methods for forming small-scale capacitor structures |
US20050249873A1 (en) * | 2004-05-05 | 2005-11-10 | Demetrius Sarigiannis | Apparatuses and methods for producing chemically reactive vapors used in manufacturing microelectronic devices |
US9023436B2 (en) | 2004-05-06 | 2015-05-05 | Micron Technology, Inc. | Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces |
US20050249887A1 (en) * | 2004-05-06 | 2005-11-10 | Dando Ross S | Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces |
US8133554B2 (en) | 2004-05-06 | 2012-03-13 | Micron Technology, Inc. | Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces |
US20050268856A1 (en) * | 2004-06-02 | 2005-12-08 | Miller Matthew W | Reactors, systems and methods for depositing thin films onto microfeature workpieces |
US7699932B2 (en) | 2004-06-02 | 2010-04-20 | Micron Technology, Inc. | Reactors, systems and methods for depositing thin films onto microfeature workpieces |
US20060165873A1 (en) * | 2005-01-25 | 2006-07-27 | Micron Technology, Inc. | Plasma detection and associated systems and methods for controlling microfeature workpiece deposition processes |
US20060237138A1 (en) * | 2005-04-26 | 2006-10-26 | Micron Technology, Inc. | Apparatuses and methods for supporting microelectronic devices during plasma-based fabrication processes |
US20080150079A1 (en) * | 2005-12-29 | 2008-06-26 | Jae Suk Lee | Capacitor in semiconductor device and manufacturing method |
WO2007081434A1 (en) * | 2006-01-07 | 2007-07-19 | Aviza Technology, Inc. | Apparatus and method for the deposition of ruthenium containing films |
US20070160756A1 (en) * | 2006-01-07 | 2007-07-12 | Helmuth Treichel | Apparatus and method for the deposition of ruthenium containing films |
US20150348115A1 (en) * | 2014-06-03 | 2015-12-03 | Casio Computer Co., Ltd. | Content output apparatus, content output method, communication terminal, and computer-readable medium |
Also Published As
Publication number | Publication date |
---|---|
US20020037630A1 (en) | 2002-03-28 |
AU2001275398A1 (en) | 2001-12-17 |
KR20030019418A (en) | 2003-03-06 |
US6833576B2 (en) | 2004-12-21 |
CN1436364A (en) | 2003-08-13 |
WO2001095378A2 (en) | 2001-12-13 |
CN100446178C (en) | 2008-12-24 |
CN1270352C (en) | 2006-08-16 |
US20020055235A1 (en) | 2002-05-09 |
US20060076597A1 (en) | 2006-04-13 |
EP1297562A2 (en) | 2003-04-02 |
US6596583B2 (en) | 2003-07-22 |
US7253076B1 (en) | 2007-08-07 |
EP1297562B1 (en) | 2013-08-07 |
KR100746192B1 (en) | 2007-08-03 |
CN1873917A (en) | 2006-12-06 |
JP4216585B2 (en) | 2009-01-28 |
WO2001095378A3 (en) | 2002-06-13 |
JP2003536256A (en) | 2003-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7253076B1 (en) | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers | |
US6320213B1 (en) | Diffusion barriers between noble metal electrodes and metallization layers, and integrated circuit and semiconductor devices comprising same | |
US6534357B1 (en) | Methods for forming conductive structures and structures regarding same | |
US5656852A (en) | High-dielectric-constant material electrodes comprising sidewall spacers | |
EP1368822B1 (en) | Rhodium-rich oxygen barriers | |
JP4160638B2 (en) | Semiconductor device | |
US7253102B2 (en) | Methods for forming and integrated circuit structures containing enhanced-surface-area conductive layers | |
US5742472A (en) | Stacked capacitors for integrated circuit devices and related methods | |
US5861332A (en) | Method for fabricating capacitors of semiconductor devices | |
KR20030022056A (en) | Method for manufacturing semiconductor device | |
US7042034B2 (en) | Capacitor | |
JP4109304B2 (en) | Semiconductor device and manufacturing method thereof | |
US6884674B2 (en) | Method for fabricating a semiconductor device including a capacitance insulating film having a perovskite structure | |
JP3588609B2 (en) | Method for manufacturing semiconductor device | |
KR20020094176A (en) | Method of forming memory device having electroplating electrode | |
KR19990012240A (en) | Capacitor provided with a platinum group metal electrode and its manufacturing method | |
KR20040051933A (en) | Semiconductor memory device including ferroelectric and method for manufacturing the same | |
JP2001274348A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |