US20030068883A1 - Self-aligned silicide (salicide) process for strained silicon MOSFET on SiGe and structure formed thereby - Google Patents
Self-aligned silicide (salicide) process for strained silicon MOSFET on SiGe and structure formed thereby Download PDFInfo
- Publication number
- US20030068883A1 US20030068883A1 US10/287,476 US28747602A US2003068883A1 US 20030068883 A1 US20030068883 A1 US 20030068883A1 US 28747602 A US28747602 A US 28747602A US 2003068883 A1 US2003068883 A1 US 2003068883A1
- Authority
- US
- United States
- Prior art keywords
- metal
- silicon
- substrate
- film
- predetermined temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 87
- 239000010703 silicon Substances 0.000 title claims abstract description 86
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 77
- 238000000034 method Methods 0.000 title claims abstract description 63
- 229910021332 silicide Inorganic materials 0.000 title claims description 24
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 title claims description 22
- 230000008569 process Effects 0.000 title claims description 17
- 229910000577 Silicon-germanium Inorganic materials 0.000 title claims description 16
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 239000002184 metal Substances 0.000 claims abstract description 40
- 229910052751 metal Inorganic materials 0.000 claims abstract description 40
- 238000005530 etching Methods 0.000 claims abstract description 16
- 238000000137 annealing Methods 0.000 claims abstract description 13
- 238000000151 deposition Methods 0.000 claims abstract description 13
- 239000004065 semiconductor Substances 0.000 claims abstract description 11
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 9
- 239000000956 alloy Substances 0.000 claims abstract description 9
- 229910021471 metal-silicon alloy Inorganic materials 0.000 claims abstract description 8
- 239000010408 film Substances 0.000 claims description 64
- 239000000203 mixture Substances 0.000 claims description 17
- 230000015572 biosynthetic process Effects 0.000 claims description 12
- 229910008310 Si—Ge Inorganic materials 0.000 claims description 10
- 238000000407 epitaxy Methods 0.000 claims description 10
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 229910017052 cobalt Inorganic materials 0.000 claims description 4
- 239000010941 cobalt Substances 0.000 claims description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical group [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 4
- 229910021244 Co2Si Inorganic materials 0.000 claims description 3
- 125000006850 spacer group Chemical group 0.000 claims description 3
- 239000010409 thin film Substances 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 229910006990 Si1-xGex Inorganic materials 0.000 claims 2
- 229910007020 Si1−xGex Inorganic materials 0.000 claims 2
- 238000000059 patterning Methods 0.000 claims 1
- 229910052697 platinum Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 36
- 229910019001 CoSi Inorganic materials 0.000 description 12
- 229910018999 CoSi2 Inorganic materials 0.000 description 7
- 230000008021 deposition Effects 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 229910052732 germanium Inorganic materials 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- 230000008719 thickening Effects 0.000 description 2
- 229910000531 Co alloy Inorganic materials 0.000 description 1
- 206010010144 Completed suicide Diseases 0.000 description 1
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 1
- 230000004308 accommodation Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
Definitions
- DRPA Defense Advanced Research Projects Agency
- the present invention relates to a strained Si MOSFET, and to a method of forming a low resistivity contact to a strained Si MOSFET.
- MOSFET Silicon metal oxide semiconductor field effect transistor
- the channel mobility of both n-MOSFETs and p-MOSFETs is enhanced if the channel is made of “strained silicon”.
- the strained silicon channel is obtained by growing a thin pseudomorphic Si layer (e.g., on the order of 15 nm to 20 nm thick) on a relaxed relatively thick Si(1-x)Ge(x), where x is typically 0.2 to 0.3, as described in the above-mentioned Rim et al. and J. Welser et al., IEDM 1994 Tech. Digest, p. 373, 1994.
- strained-Silicon means that the silicon film is stretched to accommodate the underlay film lattice constant.
- the underlay film has a lattice constant which is larger than that of silicon, the silicon film would be tensely strained.
- Such straining is performed by forming a relatively thin silicon layer on a substrate, with the silicon layer having a different lattice constant from that of the substrate.
- the upper layer attempts to maintain a same lattice constant as the substrate, and thus is “strained” while attempting to make such an accommodation.
- “relaxed” in the context of the present application means that the upper layer is formed to be indifferent to the lattice constant of the substrate. Typically, in such a case, the upper layer is relatively thick and thus does not attempt to match the lattices of the substrate.
- the straining of the thin silicon film is achieved by forming the film over a thick Si (1-x) Ge (x) grown on a Si substrate.
- the typical thickness of the strained Si film is approximately 13 nm. An attempt to grow a substantially thicker film tends to cause the layer to relax. It is noted that the thickness of the strained silicon layer will depend on the composition of the underlying buffer layer. Thus, assuming SiGe was used for the buffer layer, using a composition having 40% Germanium would result in a thinner upper silicon layer, whereas using a composition hasting 30% Germanium would result in a thicker upper silicon layer.
- the strained Si film is too thin to accommodate the conventional silicide.
- the Si film must be thicker than about 25 nm to accommodate the silicide (CoSi 2 ).
- the pseudomorphic Si layer cannot be made thicker than approximately 15 nm (e.g., a critical thickness, which is the maximum thickness which can be grown for the strained layer until it begins to relax: as mentioned above, the critical thickness depends upon the composition of the substrate such as the percentage of germanium, etc.) or otherwise it relaxes, as mentioned above.
- the silicide would have to consume some of the underlying SiGe buffer.
- the formation temperature of the silicide in SiGe is higher than in Si, as shown in FIG. 7.
- the lowest formation temperature of CoSi, in a single crystal Si 0 7 ,Ge 0 3 is about 825 C, as compared with 625 C in pure Si.
- the higher formation temperature has serious implications such as dopant diffusion in the source and drain, and relaxation of the pseudomorphic strained Si film.
- the gate and the drain (and source) become connected when the silicide is formed.
- a selective deposition must be used.
- Selective epitaxy is usually the preferred method to add silicon only to the source, drain and gate regions. The silicon epitaxially grows only where a silicon seed exists. Thus, silicon will be added to the gate, source and drain regions which have a silicon (or poly-Si) surface, but no deposition occurs on dielectric surfaces such as the device source/drain spacers.
- the use of selective epitaxy has serious drawbacks.
- the epitaxial growth must be truly selective. That is, the selectivity of the growth depends on various variables including the growth temperature, the silicon source, and the dielectric material.
- a higher growth temperature yields a more selective growl with less deposition on non-silicon surfaces.
- the requirement for a high growth temperature may exceed the thermal budget allowed by the conventional salicide process.
- the best known silicon source for selective epitaxy is SiCI 4 .
- SiCI 4 silicon source for selective epitaxy
- SiCI 4 silicon source for selective epitaxy
- SiCI 4 silicon source for selective epitaxy
- this source requires a high growtlh temperature, typically 900 C to 1200 C.
- Silane (SiH 4 ) permits low growth temperatures down to 650 C. Yet, this silicon source is not very selective.
- Si epitaxy is very sensitive to surface preparation and cleaning. Different surface treatments could lead to different defects in the film. Oxide residuals (even an atomic mono layer) could prevent the epitaxial growth.
- a third problem is the growth rate dependency on feature size. That is, in chemical vapor deposition (CVD)-type epitaxy, the growth rate may be dependent on the topography, the dimensions of the growth area, and the ratio between the growth to nongrowth areas. This may lead to a growth of different film thicknesses in devices that are embedded in different circuit layouts.
- CVD chemical vapor deposition
- a fourth problem is the relaxation of the Si film in the source/drain region. That is, the thickening of the strained Si film in the source/drain region by epitaxy leads to a strain relaxation of the film.
- the relaxation typically is achieved by defects that may extend from the source/drain regions into the channel region.
- an object of the present invention is to provide a new self-aligned (salicide) method which is applicable to strained Si MOSFET on, for example.
- SiGe SiGe (Note: for purposes of the present invention, SiGe will be assumed for the buffer layer, but of course other materials can be used as would be known by one of ordinary skill in the art taking the present application as a whole).
- Another object is to provide a new method which does not require the use of selective epitaxy for thickening the source and drain. It also uses the same thermal cycles of a conventional bulk MOSFET, and thus at no point is the device exposed to elevated temperatures that may exceed the allowed thermal budget.
- a method of forming a semiconductor substrate includes providing a semiconductor substrate to be silicided including a source and drain formed therein on respective sides of a gate, depositing a metal film over the gate source and drain regions, reacting the metal film with Si at a first predetermined temperature, to form a metal-silicon alloy, selectively etching the unreacted metal, depositing a silicon film onto the device, annealing the device at a second predetermined temperature, to form a metal-Si, alloy, and selectively etching the unreacted Si.
- the problem of forming a silicide in SiGe is overcome by a new self-aligned silicide (salicide) that does not require an increase in the thermal budget applied to the device.
- the first and second salicide anneal temperatures are the same as in the conventional salicide process of bulk MOSFET, since the silicide (e.g. CoSi 2 ) is meant to form only in the deposited top silicon film.
- the invention circumvents hitch temperature issues such as dopant diffusion, and relaxation of the pseudomorphic strained Si layer.
- FIGS. 1 A- 6 illustrate processing steps of a method according to a preferred embodiment of the present invention in which:
- FIG. 1A illustrates a flowchart of a method 100 according to the preferred embodiment as described in relation to the structure shown in FIGS. 1 B- 6 ;
- FIG. 1B illustrates a device 10 to be salicided
- FIG. 2 illustrates depositing a thin film of cobalt onto gate, source and drain regions of the device 10 ;
- FIG. 3 illustrates a first annealing of the device to form an alloy (e.g. CoSi);
- FIG. 4 illustrates depositing of an amorphous silicon onto the alloy gate and source and drain regions of the device 10 ;
- FIG. 5 illustrates a second annealing of the device to from an alloy (e.g., CoSi 2 );
- an alloy e.g., CoSi 2
- FIG. 6 illustrates a selective etching of the unreacted amorphous silicon of the device 10 ;
- FIG. 7 illustrates a table shoving a relationship of CoSi 2 formation temperature to Ge content in SiGe.
- FIGS. 1 A- 7 there is shown a preferred embodiment of the method and structures according to the present invention.
- FIGS. 1A to 6 The process flow is shown in FIGS. 1A to 6 .
- the method of the present invention is applicable to almost any other, less frequently used, structures as well and such can be considered as a method of forming a substrate.
- the use of Co has been assumed, but other metals useful for suicides such as Ti, Pd, and/or Pt, also can be used with the present invention.
- FIG. 1A illustrates a flow diagram of the inventive method 100
- FIGS. 1 B through FIG. 6 show the structure processed by the inventive method.
- FIG. 1B shows the initial device to be silicided (e.g., see step 110 of FIG. 1A).
- the structure includes a Si substrate 1 , a “relaxed” SiGe buffer layer 2 , a strained Si film 3 , a gate dielectric 4 , a patterned gate 5 , and two sidewall spacers 6 .
- the source 7 and drain 8 are typically fabricated by introducing dopant into the strained Si film 3 on both sides of the gate. Thus, the source and drain are formed in the layer of strained silicon film 3 .
- a thin film of metal (e.g., Co in the preferred embodiment due to a cobalt disilicide having a low sheet resistance, but, as mentioned above, other metals can be used; in the example described below, Co will be assumed) 9 is deposited over the gate, source and drain regions (e.g., see step 120 of FIG. 1A).
- metal e.g., Co in the preferred embodiment due to a cobalt disilicide having a low sheet resistance, but, as mentioned above, other metals can be used; in the example described below, Co will be assumed
- the Co is reacted with Si at a low enough temperature, Ti, to form the monosilicide phase CoSi 10 (e.g., see step 130 of FIG. 1A).
- the temperature window for Ti is about 481 C to about 625 C.
- the CoSi phase may not form, whereas at a temperature higher than 625 C, the CoSi 2 phase would start to form.
- the unreacted Co is removed by selective etching (e.g. 10:1 H 2 O 2 :H 2 SO 4 at 65 C, see step 135 of FIG. 1A). This step is similar to an etching step in the conventional salicide process.
- the first annealing forms the monosilicide.
- an amorphous Si (a-Si) or a poly-Si film (cap) 11 is deposited (e.g., see step 140 of FIG. 1A).
- the silicon cap may be deposited by sputtering or evaporation.
- a film has a thickness of between about 15 nm to about 75 nm.
- the wafer is annealed at a high enough temperature (e.g. T 2 >T 1 ), to form CoSi, (e.g. see step 150 of FIG. 1A).
- a high enough temperature e.g. T 2 >T 1
- T 2 is above 625 C but within the conventional thermal budget (e.g. less than about 750 C).
- the deposition of the a-Si film (or poly silicon) guarantees the supply of Si for the formation of the CoSi, phase.
- the unreacted Si is selectively etched (e.g. see step 160 of FIG. 1A).
- the etch mayl be a wet etch or the like using, for example, TMAH, which is very selective.
- an anneal temperature higher than 825 C is required, as shown in the graph of FIG. 7. Since the annealing temperature T 2 that is typically used for conventional salicide is 750 C, the CoSi 2 formation will only occur in the deposited a-Si film 11 (or the polysilicon film).
- FIG. 7 illustrates the amount of Ge content in the buffer layer as related to the CoSi, formation temperature. It is noted that the silicon may continue to be consumed such that the source is entirely consumed to reach the silicon-Ge buffer.
- FIG. 7 illustrates that, if there is no (0%) of Ge in the buffer layer (e.g., pure silicon), then the formation temperature is about 625 C, whereas if a small amount of Ge (3-4%pf Ge) is added to the SiGe buffer layer, then the reaction temperature increases dramatically to approximately 740 C. Similarly, if the Ge content in the SiGe is 15%, then the reaction temperature is approximately 790 C. Moreover, if 30% Ge was used, the reaction temperature would be about 825 C. Hence, the invention can optimally tailor the reaction temperatures.
- the buffer layer e.g., pure silicon
- the invention recognizes that the reaction can use the top silicon (e.g. strained silicon layer) depending upon a reaction temperature used.
- the top silicon will react at 700 C, but the “bottom” silicon (i.e. in the Si-Ge buffer layer) will not react since the addition of the Ge in the Si—Ge layer raises the reaction temperature significantly.
- the top silicon can be reacted at 700 C, but none of the Si in the Si—Ge layer will be reacted since, for example, a 3-4% Ge composition of such a layer would require a reaction temperature of 740 C.
- the designer wishes to form a unique source and drain structure in which the source and drain are higher than the channel, then such a unique structure can be formed.
- the first and second salicide anneal temperatures are the same as in the conventional salicide process of bulk MOSFET, since the silicide (e.g., CoSi 2 ) is meant to form only in the deposited top silicon film.
- the invention circumvents high temperature issues such as dopant diffusion, and relaxation of the pseudomorphic strained Si layer.
- adding the silicon layer on top is extremely important and advantageous in avoiding having to raise the reaction temperature, thereby keeping within the thermal budget. Further, it is noted that, since elevated temperatures can be avoided, then similarly the problem of the strained silicon layer relaxing as a result of such elevated temperatures can be avoided.
- the invention is not limited to planar source/drain structures and may be applied to other structures such as a MOSFET with sidewall source and drain contacts, as described in U.S. Pat. No. 5 , 773 , 331 , to P. Solomon et al. and T. Yoshimoto, et al. “Silicided Silicon-Sidewall Source and Drain Structure for High Performance 75-nm Gate Length p-MOSFETs”. 1995 Symposium on VLSI Technology, Digest p. 11, both incorporated herein by reference.
- the invention processing may consume all of the strained silicon, or may leave some as shown in FIG. 6 (e.g., see the very thin stripe of silicon), or may consume a portion of the silicon in the Si—Ge buffer layer.
- a very thin strained silicon layer may be employed in which the Si—GE buffer layer is very rich with Ge, and then at the monosilicide phase (e.g., FIG. 3) all of the Si may be consumed and even some Si in the Si—Ge buffer. This is not a problem since the monosilicide layer does not have an elevated temperature problem.
- the CoSi could extend down into the Si—Ge buffer, in which case there would be no “stripe” of Si in FIG. 6.
- Co is co-deposited with Si.
- the use of such a mixture of Co 1-y Si y is limited to about y ⁇ 0.28, or otherwise bridging from source/drain to gate will occur.
- the reduction in the Si consumption from the strained silicon film is achieved due to the following reasons.
- the temperature window in which the metal-rich phase. Co 2 Si, is formed is broadened to about 100C. This makes it possible to replace the first anneal (step 130 of figure 1A) that forms the mono-silicide phase. CoSi, with an anneal that will form the metal-rich phase. Co 2 Si.
- the formation of the metal-rich phase consumes only half of the strained Si that would have been consumed by the mono-silicide phase.
- the cap silicon layer may be deposited over the metal-rich phase (after the etching of the unreacted Co—step 135 of FIG. 1A).
- the silicide formation is carried out with a second source of silicon on top of the silicide film almost from the very beginning of the process. This reduces the consumption of Si from the strained Si film.
Abstract
A method of forming a semiconductor substrate (and resultant structure), includes providing a semiconductor substrate to be silicided including a source and drain formed therein on respective sides of a gate, depositing a metal film over the gate, source and drain regions, reacting the metal film with Si at a first predetermined temperature, to form a metal-silicon alloy, etching the unreacted metal, depositing a silicon film over the source drain and gate regions, annealing the substrate at a second predetermined temperature, to form a metal-Si2 alloy, and selectively etching the unreacted Si.
Description
- [0001] The present invention was at least partially funded under Defense Advanced Research Projects Agency (DARPA) Contract No. N66001-97-1-8908, and the U.S. Government has at least some rights under any subsequently-issued patent.
- 1. Field of the Invention
- The present invention relates to a strained Si MOSFET, and to a method of forming a low resistivity contact to a strained Si MOSFET.
- 2. Description of the Related Art
- Silicon metal oxide semiconductor field effect transistor (MOSFET) scaling requires the continuous reduction of the gate length, the gate dielectric thickness, and higher substrate doping. These requirements contribute to an increased vertical field in the channel which lowers the channel inversion layer mobility and current drive, as described in K. Rim et al.
- “Transconductance Enhancement in Deep Submicron Strained-Si N-MOSFET”, IEDM 1998 Tech. Digest, p. 707, 1998.
- The channel mobility of both n-MOSFETs and p-MOSFETs is enhanced if the channel is made of “strained silicon”. The strained silicon channel is obtained by growing a thin pseudomorphic Si layer (e.g., on the order of 15 nm to 20 nm thick) on a relaxed relatively thick Si(1-x)Ge(x), where x is typically 0.2 to 0.3, as described in the above-mentioned Rim et al. and J. Welser et al., IEDM 1994 Tech. Digest, p. 373, 1994.
- For purposes of the present invention, “strained-Silicon” means that the silicon film is stretched to accommodate the underlay film lattice constant. For example, if the underlay film has a lattice constant which is larger than that of silicon, the silicon film would be tensely strained. Such straining is performed by forming a relatively thin silicon layer on a substrate, with the silicon layer having a different lattice constant from that of the substrate. However, the upper layer attempts to maintain a same lattice constant as the substrate, and thus is “strained” while attempting to make such an accommodation.
- In contrast. “relaxed” in the context of the present application means that the upper layer is formed to be indifferent to the lattice constant of the substrate. Typically, in such a case, the upper layer is relatively thick and thus does not attempt to match the lattices of the substrate.
- In practice, the straining of the thin silicon film is achieved by forming the film over a thick Si(1-x)Ge(x) grown on a Si substrate. The SiGe film is made thick enough (typically more than a micron thick for x=0.3) so that the film relaxes to its bulk lattice constant. Given that the thick SiGe layer is relaxed then for the purpose of forming a strained thin Si film on top of it, it may be viewed as a substrate with a different lattice constant than that of silicon.
- The enhancement in mobility was found to be as large as 75% for n-MOSFET devices, as described in Rim et al. and 80% for p-MOSFET devices with x=0.2, as described in Rim et al., “Enhanced Hole Mobility in Surface-Channel Strained-Si p-MOSFET”, IEDM 1995 Tech. Digest, p. 517, 1995. The typical thickness of the strained Si film is approximately 13 nm. An attempt to grow a substantially thicker film tends to cause the layer to relax. It is noted that the thickness of the strained silicon layer will depend on the composition of the underlying buffer layer. Thus, assuming SiGe was used for the buffer layer, using a composition having 40% Germanium would result in a thinner upper silicon layer, whereas using a composition hasting 30% Germanium would result in a thicker upper silicon layer.
- High speed devices require the use of silicide for the source and drain to reduce the parasitic series resistance. However, applying the conventional self-aligned silicide (salicide) process to the strained-Si MOSFET is not straightforward due to several issues and consequently has some drawbacks.
- For example, the strained Si film is too thin to accommodate the conventional silicide. For example, if cobalt (Co) is used to make the silicide, then the Si film must be thicker than about 25 nm to accommodate the silicide (CoSi2). However, the pseudomorphic Si layer cannot be made thicker than approximately 15 nm (e.g., a critical thickness, which is the maximum thickness which can be grown for the strained layer until it begins to relax: as mentioned above, the critical thickness depends upon the composition of the substrate such as the percentage of germanium, etc.) or otherwise it relaxes, as mentioned above.
- Secondly, since the strained Si film is not thick enough to supply enough Si to form the silicide, the silicide would have to consume some of the underlying SiGe buffer. However, the formation temperature of the silicide in SiGe is higher than in Si, as shown in FIG. 7.
- For example, the lowest formation temperature of CoSi, in a single crystal Si0 7,Ge0 3 is about 825 C, as compared with 625 C in pure Si. The higher formation temperature has serious implications such as dopant diffusion in the source and drain, and relaxation of the pseudomorphic strained Si film.
- The conventional approach to the abov e-mentioned problem is to make the silicon thicker in the source and drain regions prior to applying the salicide process. The addition of silicon must be selective, and must be limited only to the source and drain regions (and then to the gate) or otherwise bridging will occur.
- On the other hand, if the continuous film of silicon is deposited, the gate and the drain (and source) become connected when the silicide is formed. Thus, to avoid shorting of the gate to the source and drain, a selective deposition must be used. Selective epitaxy is usually the preferred method to add silicon only to the source, drain and gate regions. The silicon epitaxially grows only where a silicon seed exists. Thus, silicon will be added to the gate, source and drain regions which have a silicon (or poly-Si) surface, but no deposition occurs on dielectric surfaces such as the device source/drain spacers.
- Unfortunately, the use of selective epitaxy has serious drawbacks. For example, the epitaxial growth must be truly selective. That is, the selectivity of the growth depends on various variables including the growth temperature, the silicon source, and the dielectric material. Usually, a higher growth temperature yields a more selective growl with less deposition on non-silicon surfaces. The requirement for a high growth temperature may exceed the thermal budget allowed by the conventional salicide process. The best known silicon source for selective epitaxy is SiCI4. Unfortunately, this source requires a high growtlh temperature, typically 900 C to 1200 C. However, applying such a high temperature is not possible, since it would lead to the relaxation of the strained Si film, and to dopant diffusion. Silane (SiH4) permits low growth temperatures down to 650 C. Yet, this silicon source is not very selective.
- Another problem is process robustness. That is, Si epitaxy is very sensitive to surface preparation and cleaning. Different surface treatments could lead to different defects in the film. Oxide residuals (even an atomic mono layer) could prevent the epitaxial growth.
- A third problem is the growth rate dependency on feature size. That is, in chemical vapor deposition (CVD)-type epitaxy, the growth rate may be dependent on the topography, the dimensions of the growth area, and the ratio between the growth to nongrowth areas. This may lead to a growth of different film thicknesses in devices that are embedded in different circuit layouts.
- A fourth problem is the relaxation of the Si film in the source/drain region. That is, the thickening of the strained Si film in the source/drain region by epitaxy leads to a strain relaxation of the film. The relaxation typically is achieved by defects that may extend from the source/drain regions into the channel region.
- In view of the foregoing and other problems, disadvantages, and drawbacks of the conventional methods and structures, an object of the present invention is to provide a new self-aligned (salicide) method which is applicable to strained Si MOSFET on, for example. SiGe (Note: for purposes of the present invention, SiGe will be assumed for the buffer layer, but of course other materials can be used as would be known by one of ordinary skill in the art taking the present application as a whole).
- Another object is to provide a new method which does not require the use of selective epitaxy for thickening the source and drain. It also uses the same thermal cycles of a conventional bulk MOSFET, and thus at no point is the device exposed to elevated temperatures that may exceed the allowed thermal budget.
- In a first aspect, a method of forming a semiconductor substrate, includes providing a semiconductor substrate to be silicided including a source and drain formed therein on respective sides of a gate, depositing a metal film over the gate source and drain regions, reacting the metal film with Si at a first predetermined temperature, to form a metal-silicon alloy, selectively etching the unreacted metal, depositing a silicon film onto the device, annealing the device at a second predetermined temperature, to form a metal-Si, alloy, and selectively etching the unreacted Si.
- With the unique and unobvious features and aspects of the invention, the problem of forming a silicide in SiGe (or other candidate materials) is overcome by a new self-aligned silicide (salicide) that does not require an increase in the thermal budget applied to the device. Further, the first and second salicide anneal temperatures are the same as in the conventional salicide process of bulk MOSFET, since the silicide (e.g. CoSi2) is meant to form only in the deposited top silicon film. Thus, the invention circumvents hitch temperature issues such as dopant diffusion, and relaxation of the pseudomorphic strained Si layer. These advantages are achieved without introducing expensive and difficult-to-control processes such as selective epitaxy of the source and drain regions.
- The foregoing and other purposes, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
- FIGS.1A-6 illustrate processing steps of a method according to a preferred embodiment of the present invention in which:
- FIG. 1A illustrates a flowchart of a
method 100 according to the preferred embodiment as described in relation to the structure shown in FIGS. 1B-6; - FIG. 1B illustrates a
device 10 to be salicided; - FIG. 2 illustrates depositing a thin film of cobalt onto gate, source and drain regions of the
device 10; - FIG. 3 illustrates a first annealing of the device to form an alloy (e.g. CoSi);
- FIG. 4 illustrates depositing of an amorphous silicon onto the alloy gate and source and drain regions of the
device 10; - FIG. 5 illustrates a second annealing of the device to from an alloy (e.g., CoSi2);
- FIG. 6 illustrates a selective etching of the unreacted amorphous silicon of the
device 10; and - FIG. 7 illustrates a table shoving a relationship of CoSi2 formation temperature to Ge content in SiGe.
- Referring now to the drawings, and more particularly to FIGS.1A-7, there is shown a preferred embodiment of the method and structures according to the present invention.
- The process flow is shown in FIGS. 1A to6. Although the process flow is demonstrated using a conventional MOSFET structure, the method of the present invention is applicable to almost any other, less frequently used, structures as well and such can be considered as a method of forming a substrate. Hereinbelow, the use of Co has been assumed, but other metals useful for suicides such as Ti, Pd, and/or Pt, also can be used with the present invention.
- FIG. 1A illustrates a flow diagram of the
inventive method 100, whereas FIGS. 1B through FIG. 6 show the structure processed by the inventive method. - FIG. 1B shows the initial device to be silicided (e.g., see
step 110 of FIG. 1A). The structure includes aSi substrate 1, a “relaxed”SiGe buffer layer 2, astrained Si film 3, agate dielectric 4, apatterned gate 5, and twosidewall spacers 6. Thesource 7 and drain 8 are typically fabricated by introducing dopant into thestrained Si film 3 on both sides of the gate. Thus, the source and drain are formed in the layer ofstrained silicon film 3. - As shown in FIG. 2, a thin film of metal (e.g., Co in the preferred embodiment due to a cobalt disilicide having a low sheet resistance, but, as mentioned above, other metals can be used; in the example described below, Co will be assumed)9 is deposited over the gate, source and drain regions (e.g., see
step 120 of FIG. 1A). - In FIG. 3, the Co is reacted with Si at a low enough temperature, Ti, to form the monosilicide phase CoSi10 (e.g., see
step 130 of FIG. 1A). In the case of Co, the temperature window for Ti is about 481 C to about 625 C. At a temperature lower than 481 C, the CoSi phase may not form, whereas at a temperature higher than 625 C, the CoSi2 phase would start to form. The unreacted Co is removed by selective etching (e.g. 10:1 H2O2:H2SO4 at 65 C, seestep 135 of FIG. 1A). This step is similar to an etching step in the conventional salicide process. Thus, the first annealing forms the monosilicide. It is noted that, to form the monosilicide, a given amount of silicon is needed (i.e., 1 nm of Co would require 1.82 nm of Si to form the CoSi phase). Hence, if 8 nm of Co is deposited, then at least 14.56 nm of silicon would be required to convert all of the Co into CoSi. - However, as explained below, the process does not stop at the monosilicide but instead wishes to form a disilicide. Hence, another source of silicon is required as shown in FIG. 4.
- Thus, as shown in FIG. 4, an amorphous Si (a-Si) or a poly-Si film (cap)11 is deposited (e.g., see
step 140 of FIG. 1A). For example, the silicon cap may be deposited by sputtering or evaporation. Preferably, such a film has a thickness of between about 15 nm to about 75 nm. - Then, as shown in FIG. 5, the wafer is annealed at a high enough temperature (e.g. T2>T1), to form CoSi, (e.g. see
step 150 of FIG. 1A). Preferably, such a temperature T2 is above 625 C but within the conventional thermal budget (e.g. less than about 750 C). The deposition of the a-Si film (or poly silicon) guarantees the supply of Si for the formation of the CoSi, phase. - Then, as shown in FIG. 6, the unreacted Si is selectively etched (e.g. see
step 160 of FIG. 1A). The etch mayl be a wet etch or the like using, for example, TMAH, which is very selective. - To form the CoSi, phase in Si0 7,Ge0 3, an anneal temperature higher than 825 C is required, as shown in the graph of FIG. 7. Since the annealing temperature T2 that is typically used for conventional salicide is 750 C, the CoSi2 formation will only occur in the deposited a-Si film 11 (or the polysilicon film).
- That is, FIG. 7 illustrates the amount of Ge content in the buffer layer as related to the CoSi, formation temperature. It is noted that the silicon may continue to be consumed such that the source is entirely consumed to reach the silicon-Ge buffer. FIG. 7 illustrates that, if there is no (0%) of Ge in the buffer layer (e.g., pure silicon), then the formation temperature is about 625 C, whereas if a small amount of Ge (3-4%pf Ge) is added to the SiGe buffer layer, then the reaction temperature increases dramatically to approximately 740 C. Similarly, if the Ge content in the SiGe is 15%, then the reaction temperature is approximately 790 C. Moreover, if 30% Ge was used, the reaction temperature would be about 825 C. Hence, the invention can optimally tailor the reaction temperatures.
- That is, the invention recognizes that the reaction can use the top silicon (e.g. strained silicon layer) depending upon a reaction temperature used. For example, the top silicon will react at 700 C, but the “bottom” silicon (i.e. in the Si-Ge buffer layer) will not react since the addition of the Ge in the Si—Ge layer raises the reaction temperature significantly. Thus, all of the top silicon can be reacted at 700 C, but none of the Si in the Si—Ge layer will be reacted since, for example, a 3-4% Ge composition of such a layer would require a reaction temperature of 740 C. Hence, if the designer wishes to form a unique source and drain structure in which the source and drain are higher than the channel, then such a unique structure can be formed.
- Thus, with the unique and unobvious aspect of the present invention, the problem of formine a silicide in SiGe (or other candidate materials) is overcome by a new self-aligned silicide (salicide) process that does not require an increase in the thermal budget applied to the device.
- Moreover, the first and second salicide anneal temperatures are the same as in the conventional salicide process of bulk MOSFET, since the silicide (e.g., CoSi2) is meant to form only in the deposited top silicon film. Thus, the invention circumvents high temperature issues such as dopant diffusion, and relaxation of the pseudomorphic strained Si layer. These advantages are achieved without introducing expensive and difficult-to-control processes such as selective epitaxy of the source and drain regions.
- Hence, adding the silicon layer on top is extremely important and advantageous in avoiding having to raise the reaction temperature, thereby keeping within the thermal budget. Further, it is noted that, since elevated temperatures can be avoided, then similarly the problem of the strained silicon layer relaxing as a result of such elevated temperatures can be avoided.
- While the invention has been described in terms of several preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
- For example, the invention is not limited to planar source/drain structures and may be applied to other structures such as a MOSFET with sidewall source and drain contacts, as described in U.S. Pat. No.5,773,331, to P. Solomon et al. and T. Yoshimoto, et al. “Silicided Silicon-Sidewall Source and Drain Structure for High Performance 75-nm Gate Length p-MOSFETs”. 1995 Symposium on VLSI Technology, Digest p. 11, both incorporated herein by reference.
- Further, it is noted that the invention processing may consume all of the strained silicon, or may leave some as shown in FIG. 6 (e.g., see the very thin stripe of silicon), or may consume a portion of the silicon in the Si—Ge buffer layer. Indeed, a very thin strained silicon layer may be employed in which the Si—GE buffer layer is very rich with Ge, and then at the monosilicide phase (e.g., FIG. 3) all of the Si may be consumed and even some Si in the Si—Ge buffer. This is not a problem since the monosilicide layer does not have an elevated temperature problem. Hence, the CoSi could extend down into the Si—Ge buffer, in which case there would be no “stripe” of Si in FIG. 6.
- Further, in some applications it would be desirable not to form a silicide in the relaxed SiGe buffer. This would require minimizing the Si consumption from the strained Si film already during the first anneal. The strained silicon consumption may be reduced if a mixture of metal and Si is deposited in
step 120 of FIG. 1A. The process of using Co alloys was first disclosed in U.S. patent application Ser. No. 09/515,033, by Cyril Carbal et. al. “Method for Self-aligned Formation of Silicide Contacts Using Metal Silicon Alloys for Limited Silicon Consumption and for Reduction of Bridging”, having IBNL Disclosure No. YOR8-2000-0018, filed on Mar. 6, 2000 and incorporated herein by reference. - Thus, instead of a pure Co deposition (step120), Co is co-deposited with Si. The use of such a mixture of Co1-ySiy, is limited to about y<0.28, or otherwise bridging from source/drain to gate will occur. The reduction in the Si consumption from the strained silicon film is achieved due to the following reasons.
- First, the temperature window in which the metal-rich phase. Co2Si, is formed is broadened to about 100C. This makes it possible to replace the first anneal (step 130 of figure 1A) that forms the mono-silicide phase. CoSi, with an anneal that will form the metal-rich phase. Co2Si. The formation of the metal-rich phase consumes only half of the strained Si that would have been consumed by the mono-silicide phase. Now, the cap silicon layer may be deposited over the metal-rich phase (after the etching of the unreacted Co—
step 135 of FIG. 1A). Thus, the silicide formation is carried out with a second source of silicon on top of the silicide film almost from the very beginning of the process. This reduces the consumption of Si from the strained Si film. - Secondly, some of the silicon which is required to form the silicide phase is already contained in the deposited mixture, and thus the substrate consumption is reduced.
Claims (32)
1. A method of forming a semiconductor substrate, comprising:
providing a semiconductor substrate to be silicided including a substrate having a source region and a drain region formed therein on respective sides of a gate;
forming a metal film over the gate, source and drain regions;
reacting said metal film with Si at a first predetermined temperature, to form a metal-silicon alloy;
forming a silicon film onto the metal-silicon alloy;
annealing the substrate at a second predetermined temperature, to form a metal-Si2 alloy; and
selectively etching said unreacted Si.
2. The method of claim 1 , wherein said metal includes at least one of Co, Ti, Pd, and Pt.
3. The method of claim 1 , wherein said thin film of metal has a thickness of approximately 0.3 nm to approximately 50 nm.
4. The method of claim 1 , wherein said metal film is cobalt.
5. The method of claim 4 , wherein said predetermined temperature is between about 481 C to about 625 C.
6. The method of claim 5 , further comprising:
selectively etching any unreacted metal.
7. The method of claim 1 , wherein said silicon film comprises one of an amorphous Si (a-Si) and a poly-Si film.
8. The method of claim 1 , wherein said silicon film has a thickness of between about 15 nm to about 75 nm.
9. The method of claim 1 , wherein said process is devoid of a selective epitaxy of the source and drain regions.
10. The method of claim 1 , wherein said substrate is Si0 7Ge0 3.
11. The method of claim 10 , wherein said second predetermined temperature is higher than approximately 825 C.
12. The method of claim 1 , wherein said substrate is Si1-xGex, where x is between 0.05 to 0.4.
13. The method of claim 1 , wherein said metal-Si2 formation occurs only in the deposited silicon film.
14. The method of claim 1 , wherein the semiconductor substrate further comprises a relaxed SiGe buffer layer, a strained Si film, a gate dielectric, a patterned gate, and first and second sidewall spacers, formed in this order on said substrate.
15. The method of claim 1 , wherein said second predetermined temperature is higher than said first predetermined temperature.
16. The method of claim 1 , wherein said silicon film comprises a strained silicon, and wherein said first annealing consumes substantially all of the strained silicon.
17. The method of claim 1 , wherein said silicon film comprises a strained silicon, and wherein said first annealing consumes a portion of the strained silicon.
18. The method of claim 16 , wherein said substrate includes a Si—Ge buffer layer, and wherein said first annealing further consumes a portion of the silicon in the Si—Ge buffer layer.
19. The method of claim 1 , wherein said method is self-aligned and is devoid of using any of a patterning and a mask.
20. The method of claim 1 , wherein said metal film is co-sputtered with silicon, a percentage of said silicon to said metal film being less than 28%.
21. The method of claim 1 , wherein said substrate is a Si1-xGex composition, where 0.05<x<0.5.
22. The method of claim 13 , wherein said silicon film comprises a strained silicon film, and wherein, if not all of the strained silicon film is reacted with the metal film to form metal-Si during the first anneal, then the remaining silicon in the strained silicon film reacts to form the metal-Si2 phase.
23. The method of claim 1 , wherein the metal film comprises pure metal.
24. The method of claim 1 , wherein the metal film comprises a metal-silicon mixture.
25. The method of claim 24 , wherein the first anneal forms a metal-rich phase, and the unreacted metal-silicon mixture is etched.
26. The method of claim 25 , wherein a Si cap is deposited over the metal-rich phase and annealed to form the disilicide.
27. The method of claim 1 , further comprising:
after said reacting, etching any unreacted portion of the metal.
28. A method of forming a silicide, including:
providing a substrate to be silicided including forming a metal-silicon mixture over predetermined regions of said substrate;
reacting said metal-silicon mixture with Si at a first predetermined temperature, to form a metal-rich phase;
etching any unreacted portion of the metal-silicon mixture;
depositing a silicon cap over the metal-rich phase;
annealing the substrate at a second predetermined temperature, to form a metal-Si, alloy; and
selectively etching said unreacted Si.
29. A method of forming a semiconductor substrate, comprising:
providing a semiconductor substrate to be silicided including a substrate having a source region and a drain region formed therein on respective sides of a gate;
forming a metal-silicon mixture over the gate, source and drain regions;
reacting said metal-silicon mixture with Si at a first predetermined temperature, to form a metal-rich phase;
etching any unreacted portion of the metal-silicon mixture;
depositing a silicon cap over the metal-rich phase;
annealing the substrate at a second predetermined temperature, to form a metal-Si2 alloy; and
selectively etchinu said unreacted Si.
30. The method of claim 29 , wherein said metal-rich phase is Co2Si.
31. A method of siliciding a substrate, comprising:
providing a substrate to be silicided forming a metal film over the substrate;
reacting said metal film with Si at a first predetermined temperature, to form a metal-silicon alloy;
etching the unreacted metal;
forming a silicon film over said metal-silicon alloy;
annealing the substrate at a second predetermined temperature, to form a metal-Si2 alloy; and
selectively etching said unreacted Si.
32. A semiconductor substrate, comprising:
a substrate;
a relaxed Si—Ge buffer layer formed on said substrate;
a strained silicon layer formed on said Si—Ge buffer layer and having a source and drain formed therein on respective sides of a gate, said gate being formed over said strained silicon; and
a metal film deposited over the gate, source and drain regions, said metal film having been reacted with Si at a first predetermined temperature, to form a metal-silicon alloy,
wherein said source drain and gate are formed of a metal disilicide, and
wherein said source and drain are raised over said strained silicon layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/287,476 US20030068883A1 (en) | 2000-11-15 | 2002-11-05 | Self-aligned silicide (salicide) process for strained silicon MOSFET on SiGe and structure formed thereby |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/712,264 US6503833B1 (en) | 2000-11-15 | 2000-11-15 | Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby |
US10/287,476 US20030068883A1 (en) | 2000-11-15 | 2002-11-05 | Self-aligned silicide (salicide) process for strained silicon MOSFET on SiGe and structure formed thereby |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/712,264 Division US6503833B1 (en) | 2000-11-15 | 2000-11-15 | Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030068883A1 true US20030068883A1 (en) | 2003-04-10 |
Family
ID=24861399
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/712,264 Expired - Lifetime US6503833B1 (en) | 2000-11-15 | 2000-11-15 | Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby |
US10/287,476 Abandoned US20030068883A1 (en) | 2000-11-15 | 2002-11-05 | Self-aligned silicide (salicide) process for strained silicon MOSFET on SiGe and structure formed thereby |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/712,264 Expired - Lifetime US6503833B1 (en) | 2000-11-15 | 2000-11-15 | Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby |
Country Status (1)
Country | Link |
---|---|
US (2) | US6503833B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020022366A1 (en) * | 2000-05-11 | 2002-02-21 | International Business Machines Corporation | Self-aligned silicide (salicide) process for low resistivity contacts to thin film silicon-on-insulator and bulk MOSFETS and for shallow Junctions |
US20030227072A1 (en) * | 2002-06-10 | 2003-12-11 | Leonard Forbes | Output prediction logic circuits with ultra-thin vertical transistors and methods of formation |
US6858503B1 (en) * | 2003-02-05 | 2005-02-22 | Advanced Micro Devices, Inc. | Depletion to avoid cross contamination |
US6867428B1 (en) * | 2002-10-29 | 2005-03-15 | Advanced Micro Devices, Inc. | Strained silicon NMOS having silicon source/drain extensions and method for its fabrication |
US6905923B1 (en) | 2003-07-15 | 2005-06-14 | Advanced Micro Devices, Inc. | Offset spacer process for forming N-type transistors |
US20080122016A1 (en) * | 2006-11-27 | 2008-05-29 | Dongbu Hitek Co., Ltd. | Semiconductor device and fabricating method thereof |
TWI463526B (en) * | 2004-06-24 | 2014-12-01 | Ibm | Improved strained-silicon cmos device and method |
US9087689B1 (en) * | 2014-07-11 | 2015-07-21 | Inoso, Llc | Method of forming a stacked low temperature transistor and related devices |
US10515801B2 (en) | 2007-06-04 | 2019-12-24 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649480B2 (en) * | 2000-12-04 | 2003-11-18 | Amberwave Systems Corporation | Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6703688B1 (en) * | 2001-03-02 | 2004-03-09 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6830976B2 (en) * | 2001-03-02 | 2004-12-14 | Amberwave Systems Corproation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6645861B2 (en) | 2001-04-18 | 2003-11-11 | International Business Machines Corporation | Self-aligned silicide process for silicon sidewall source and drain contacts |
US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
AU2003247513A1 (en) * | 2002-06-10 | 2003-12-22 | Amberwave Systems Corporation | Growing source and drain elements by selecive epitaxy |
US6982474B2 (en) | 2002-06-25 | 2006-01-03 | Amberwave Systems Corporation | Reacted conductive gate electrodes |
US6657223B1 (en) * | 2002-10-29 | 2003-12-02 | Advanced Micro Devices, Inc. | Strained silicon MOSFET having silicon source/drain regions and method for its fabrication |
US7001837B2 (en) * | 2003-01-17 | 2006-02-21 | Advanced Micro Devices, Inc. | Semiconductor with tensile strained substrate and method of making the same |
EP1602125B1 (en) * | 2003-03-07 | 2019-06-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Shallow trench isolation process |
US6982229B2 (en) * | 2003-04-18 | 2006-01-03 | Lsi Logic Corporation | Ion recoil implantation and enhanced carrier mobility in CMOS device |
US20040206951A1 (en) * | 2003-04-18 | 2004-10-21 | Mirabedini Mohammad R. | Ion implantation in channel region of CMOS device for enhanced carrier mobility |
US6797614B1 (en) * | 2003-05-19 | 2004-09-28 | Advanced Micro Devices, Inc. | Nickel alloy for SMOS process silicidation |
US6955969B2 (en) * | 2003-09-03 | 2005-10-18 | Advanced Micro Devices, Inc. | Method of growing as a channel region to reduce source/drain junction capacitance |
US7170126B2 (en) * | 2003-09-16 | 2007-01-30 | International Business Machines Corporation | Structure of vertical strained silicon devices |
US7119417B2 (en) * | 2003-09-25 | 2006-10-10 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and fabrication method thereof |
US20050164460A1 (en) * | 2004-01-23 | 2005-07-28 | Agency For Science, Technology And Research | Salicide process for metal gate CMOS devices |
US7037794B2 (en) * | 2004-06-09 | 2006-05-02 | International Business Machines Corporation | Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI structure with elevated source/drain |
US20060030093A1 (en) * | 2004-08-06 | 2006-02-09 | Da Zhang | Strained semiconductor devices and method for forming at least a portion thereof |
KR100636672B1 (en) | 2004-12-22 | 2006-10-23 | 주식회사 하이닉스반도체 | Transistor of Semiconductor Device Manufacturing Method |
US20060270224A1 (en) * | 2005-02-08 | 2006-11-30 | Seung-Chul Song | Methods for forming metal-silicon layer using a silicon cap layer |
US7282415B2 (en) | 2005-03-29 | 2007-10-16 | Freescale Semiconductor, Inc. | Method for making a semiconductor device with strain enhancement |
US20060246720A1 (en) * | 2005-04-28 | 2006-11-02 | Chii-Ming Wu | Method to improve thermal stability of silicides with additives |
US7413956B2 (en) * | 2005-07-13 | 2008-08-19 | Magnachip Semiconductor, Ltd. | Semiconductor device manufacturing method |
US7656049B2 (en) | 2005-12-22 | 2010-02-02 | Micron Technology, Inc. | CMOS device with asymmetric gate strain |
US20070221993A1 (en) * | 2006-03-27 | 2007-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for making a thermally stable silicide |
US7501333B2 (en) * | 2006-07-19 | 2009-03-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Work function adjustment on fully silicided (FUSI) gate |
CN100448027C (en) * | 2006-12-08 | 2008-12-31 | 北京大学 | An asymmetric Schottky barrier MOS transistor and its manufacture method |
CN100448028C (en) * | 2006-12-08 | 2008-12-31 | 北京大学 | A MOS resistor and its manufacture method |
US20080179636A1 (en) * | 2007-01-27 | 2008-07-31 | International Business Machines Corporation | N-fets with tensilely strained semiconductor channels, and method for fabricating same using buried pseudomorphic layers |
US8367508B2 (en) | 2010-04-09 | 2013-02-05 | International Business Machines Corporation | Self-aligned contacts for field effect transistor devices |
US9418870B2 (en) * | 2014-02-12 | 2016-08-16 | International Business Machines Corporation | Silicon germanium-on-insulator formation by thermal mixing |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5739890A (en) * | 1995-02-06 | 1998-04-14 | International Business Machines Corporation | Liquid crystal display device and a method of fabricating same |
US5830775A (en) * | 1996-11-26 | 1998-11-03 | Sharp Microelectronics Technology, Inc. | Raised silicided source/drain electrode formation with reduced substrate silicon consumption |
US5864161A (en) * | 1994-09-13 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US5998807A (en) * | 1996-09-27 | 1999-12-07 | Siemens Aktiengesellschaft | Integrated CMOS circuit arrangement and method for the manufacture thereof |
US6016181A (en) * | 1996-11-07 | 2000-01-18 | Sharp Kabushiki Kaisha | Liquid crystal device having column spacers with portion on each of the spacers for reflecting or absorbing visible light and method for fabricating the same |
US6072222A (en) * | 1998-05-18 | 2000-06-06 | Advanced Micro Devices, Inc. | Silicon implantation into selective areas of a refractory metal to reduce consumption of silicon-based junctions during salicide formation |
US6181406B1 (en) * | 1997-09-12 | 2001-01-30 | Kabushiki Kaisa Toshiba | Active matrix liquid crystal display device |
US6214679B1 (en) * | 1999-12-30 | 2001-04-10 | Intel Corporation | Cobalt salicidation method on a silicon germanium film |
US6239492B1 (en) * | 1996-05-08 | 2001-05-29 | Micron Technology, Inc. | Semiconductor structure with a titanium aluminum nitride layer and method for fabricating same |
US6266121B1 (en) * | 1996-11-28 | 2001-07-24 | Sharp Kabushiki Kaisha | Liquid crystal display element and method of manufacturing same |
US20010041392A1 (en) * | 2000-05-12 | 2001-11-15 | Hideomi Suzawa | Semiconductor device and manufacturing method thereof |
US6413386B1 (en) * | 2000-07-19 | 2002-07-02 | International Business Machines Corporation | Reactive sputtering method for forming metal-silicon layer |
US6555880B2 (en) * | 2001-06-07 | 2003-04-29 | International Business Machines Corporation | Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby |
US6555839B2 (en) * | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
US6570639B1 (en) * | 1999-09-02 | 2003-05-27 | Kabushiki Kaisha Toshiba | Liquid crystal display device including shield pattern and color filter coexist together in the vicinity of the inlet |
US20030180996A1 (en) * | 1999-07-22 | 2003-09-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US6747289B2 (en) * | 2000-04-27 | 2004-06-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating thereof |
US6812977B1 (en) * | 1999-11-22 | 2004-11-02 | Minolta Co., Ltd. | Liquid crystal element |
US6900084B1 (en) * | 2000-05-09 | 2005-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having a display device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4218291A (en) * | 1978-02-28 | 1980-08-19 | Vlsi Technology Research Association | Process for forming metal and metal silicide films |
JP3361922B2 (en) * | 1994-09-13 | 2003-01-07 | 株式会社東芝 | Semiconductor device |
US5773331A (en) | 1996-12-17 | 1998-06-30 | International Business Machines Corporation | Method for making single and double gate field effect transistors with sidewall source-drain contacts |
JP3554514B2 (en) * | 1999-12-03 | 2004-08-18 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
US6323130B1 (en) * | 2000-03-06 | 2001-11-27 | International Business Machines Corporation | Method for self-aligned formation of silicide contacts using metal silicon alloys for limited silicon consumption and for reduction of bridging |
-
2000
- 2000-11-15 US US09/712,264 patent/US6503833B1/en not_active Expired - Lifetime
-
2002
- 2002-11-05 US US10/287,476 patent/US20030068883A1/en not_active Abandoned
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5864161A (en) * | 1994-09-13 | 1999-01-26 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US5739890A (en) * | 1995-02-06 | 1998-04-14 | International Business Machines Corporation | Liquid crystal display device and a method of fabricating same |
US6239492B1 (en) * | 1996-05-08 | 2001-05-29 | Micron Technology, Inc. | Semiconductor structure with a titanium aluminum nitride layer and method for fabricating same |
US5998807A (en) * | 1996-09-27 | 1999-12-07 | Siemens Aktiengesellschaft | Integrated CMOS circuit arrangement and method for the manufacture thereof |
US6016181A (en) * | 1996-11-07 | 2000-01-18 | Sharp Kabushiki Kaisha | Liquid crystal device having column spacers with portion on each of the spacers for reflecting or absorbing visible light and method for fabricating the same |
US5830775A (en) * | 1996-11-26 | 1998-11-03 | Sharp Microelectronics Technology, Inc. | Raised silicided source/drain electrode formation with reduced substrate silicon consumption |
US6266121B1 (en) * | 1996-11-28 | 2001-07-24 | Sharp Kabushiki Kaisha | Liquid crystal display element and method of manufacturing same |
US6181406B1 (en) * | 1997-09-12 | 2001-01-30 | Kabushiki Kaisa Toshiba | Active matrix liquid crystal display device |
US6072222A (en) * | 1998-05-18 | 2000-06-06 | Advanced Micro Devices, Inc. | Silicon implantation into selective areas of a refractory metal to reduce consumption of silicon-based junctions during salicide formation |
US20030180996A1 (en) * | 1999-07-22 | 2003-09-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US6570639B1 (en) * | 1999-09-02 | 2003-05-27 | Kabushiki Kaisha Toshiba | Liquid crystal display device including shield pattern and color filter coexist together in the vicinity of the inlet |
US6674500B2 (en) * | 1999-09-02 | 2004-01-06 | Kabushiki Kaisha Toshiba | Liquid crystal display device wherein liquid crystal inlet shielded by means of shield pattern and second outer periphery wiring |
US6812977B1 (en) * | 1999-11-22 | 2004-11-02 | Minolta Co., Ltd. | Liquid crystal element |
US6214679B1 (en) * | 1999-12-30 | 2001-04-10 | Intel Corporation | Cobalt salicidation method on a silicon germanium film |
US6747289B2 (en) * | 2000-04-27 | 2004-06-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating thereof |
US6900084B1 (en) * | 2000-05-09 | 2005-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having a display device |
US20010041392A1 (en) * | 2000-05-12 | 2001-11-15 | Hideomi Suzawa | Semiconductor device and manufacturing method thereof |
US6555839B2 (en) * | 2000-05-26 | 2003-04-29 | Amberwave Systems Corporation | Buried channel strained silicon FET using a supply layer created through ion implantation |
US6413386B1 (en) * | 2000-07-19 | 2002-07-02 | International Business Machines Corporation | Reactive sputtering method for forming metal-silicon layer |
US6555880B2 (en) * | 2001-06-07 | 2003-04-29 | International Business Machines Corporation | Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020031909A1 (en) * | 2000-05-11 | 2002-03-14 | Cyril Cabral | Self-aligned silicone process for low resistivity contacts to thin film silicon-on-insulator mosfets |
US20020022366A1 (en) * | 2000-05-11 | 2002-02-21 | International Business Machines Corporation | Self-aligned silicide (salicide) process for low resistivity contacts to thin film silicon-on-insulator and bulk MOSFETS and for shallow Junctions |
US6987050B2 (en) * | 2000-05-11 | 2006-01-17 | International Business Machines Corporation | Self-aligned silicide (salicide) process for low resistivity contacts to thin film silicon-on-insulator and bulk MOSFETS and for shallow junctions |
US6998311B2 (en) | 2002-06-10 | 2006-02-14 | Micron Technology, Inc. | Methods of forming output prediction logic circuits with ultra-thin vertical transistors |
US20030227072A1 (en) * | 2002-06-10 | 2003-12-11 | Leonard Forbes | Output prediction logic circuits with ultra-thin vertical transistors and methods of formation |
US20040147079A1 (en) * | 2002-06-10 | 2004-07-29 | Leonard Forbes | Output prediction logic circuits with ultra-thin vertical transistors and methods of formation |
US6900521B2 (en) * | 2002-06-10 | 2005-05-31 | Micron Technology, Inc. | Vertical transistors and output prediction logic circuits containing same |
US7217974B2 (en) | 2002-06-10 | 2007-05-15 | Micron Technology, Inc. | Output prediction logic circuits with ultra-thin vertical transistors and methods of formation |
US20050156230A1 (en) * | 2002-06-10 | 2005-07-21 | Leonard Forbes | Output prediction logic circuits with ultra-thin vertical transistors and methods of formation |
US6867428B1 (en) * | 2002-10-29 | 2005-03-15 | Advanced Micro Devices, Inc. | Strained silicon NMOS having silicon source/drain extensions and method for its fabrication |
US6858503B1 (en) * | 2003-02-05 | 2005-02-22 | Advanced Micro Devices, Inc. | Depletion to avoid cross contamination |
US6905923B1 (en) | 2003-07-15 | 2005-06-14 | Advanced Micro Devices, Inc. | Offset spacer process for forming N-type transistors |
TWI463526B (en) * | 2004-06-24 | 2014-12-01 | Ibm | Improved strained-silicon cmos device and method |
US20080122016A1 (en) * | 2006-11-27 | 2008-05-29 | Dongbu Hitek Co., Ltd. | Semiconductor device and fabricating method thereof |
US10515801B2 (en) | 2007-06-04 | 2019-12-24 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US9087689B1 (en) * | 2014-07-11 | 2015-07-21 | Inoso, Llc | Method of forming a stacked low temperature transistor and related devices |
US9202756B1 (en) | 2014-07-11 | 2015-12-01 | Inoso, Llc | Method of forming a stacked low temperature transistor and related devices |
Also Published As
Publication number | Publication date |
---|---|
US6503833B1 (en) | 2003-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6503833B1 (en) | Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby | |
US6987050B2 (en) | Self-aligned silicide (salicide) process for low resistivity contacts to thin film silicon-on-insulator and bulk MOSFETS and for shallow junctions | |
US6653700B2 (en) | Transistor structure and method of fabrication | |
US6218711B1 (en) | Raised source/drain process by selective sige epitaxy | |
US6858506B2 (en) | Method for fabricating locally strained channel | |
US6645861B2 (en) | Self-aligned silicide process for silicon sidewall source and drain contacts | |
US6555880B2 (en) | Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby | |
JP2978736B2 (en) | Method for manufacturing semiconductor device | |
US7135724B2 (en) | Structure and method for making strained channel field effect transistor using sacrificial spacer | |
US6051473A (en) | Fabrication of raised source-drain transistor devices | |
US20070138570A1 (en) | Formation of raised source/drain structures in NFET with embedded SiGe in PFET | |
US20040097047A1 (en) | Method of manufacture of MOSFET device with in-situ doped, raised source and drain structures | |
US6872606B2 (en) | Semiconductor device with raised segment | |
US7432559B2 (en) | Silicide formation on SiGe | |
KR20060127270A (en) | A method for manufacturing a semiconductor device having a silicided gate electrode and a method for manufacturing an integrated circuit including the same | |
TWI387010B (en) | Method for fabricating a transistor | |
US6878592B1 (en) | Selective epitaxy to improve silicidation | |
US6255227B1 (en) | Etching process of CoSi2 layers | |
US8900961B2 (en) | Selective deposition of germanium spacers on nitride | |
US20060073663A1 (en) | Method of manufacturing semiconductor device | |
KR100586178B1 (en) | Schottky barrier Tunnel Transsitor And Fabricating Method Thereof | |
KR100568863B1 (en) | Method of Manufacturing heterojunction bipolar transistor and Method of Manufacturing BICMOS Using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |