US20030155602A1 - Memory device - Google Patents
Memory device Download PDFInfo
- Publication number
- US20030155602A1 US20030155602A1 US10/304,863 US30486302A US2003155602A1 US 20030155602 A1 US20030155602 A1 US 20030155602A1 US 30486302 A US30486302 A US 30486302A US 2003155602 A1 US2003155602 A1 US 2003155602A1
- Authority
- US
- United States
- Prior art keywords
- memory storage
- layer
- retrieval device
- active layer
- ions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5664—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using organic memory material storage elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0009—RRAM elements whose operation depends upon chemical change
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0009—RRAM elements whose operation depends upon chemical change
- G11C13/0014—RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0009—RRAM elements whose operation depends upon chemical change
- G11C13/0014—RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material
- G11C13/0016—RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material comprising polymers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0064—Verifying circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
- H10K19/202—Integrated devices comprising a common active layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
- H10N70/023—Formation of the switching material, e.g. layer deposition by chemical vapor deposition, e.g. MOCVD, ALD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/04—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using optical elements ; using other beam accessed elements, e.g. electron or ion beam
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/10—Resistive cells; Technology aspects
- G11C2213/11—Metal ion trapping, i.e. using memory material including cavities, pores or spaces in form of tunnels or channels wherein metal ions can be trapped but do not react and form an electro-deposit creating filaments or dendrites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/10—Resistive cells; Technology aspects
- G11C2213/15—Current-voltage curve
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/34—Material includes an oxide or a nitride
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/35—Material including carbon, e.g. graphite, grapheme
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/50—Resistive cell structure aspects
- G11C2213/56—Structure including two electrodes, a memory active layer and a so called passive or source or reservoir layer which is NOT an electrode, wherein the passive or source or reservoir layer is a source of ions which migrate afterwards in the memory active layer to be only trapped there, to form conductive filaments there or to react with the material of the memory active layer in redox way
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/71—Three dimensional array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/701—Organic molecular electronic devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
- H10K85/113—Heteroaromatic compounds comprising sulfur or selene, e.g. polythiophene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
- H10K85/113—Heteroaromatic compounds comprising sulfur or selene, e.g. polythiophene
- H10K85/1135—Polyethylene dioxythiophene [PEDOT]; Derivatives thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/141—Organic polymers or oligomers comprising aliphatic or olefinic chains, e.g. poly N-vinylcarbazol, PVC or PTFE
- H10K85/143—Polyacetylene; Derivatives thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/141—Organic polymers or oligomers comprising aliphatic or olefinic chains, e.g. poly N-vinylcarbazol, PVC or PTFE
- H10K85/146—Organic polymers or oligomers comprising aliphatic or olefinic chains, e.g. poly N-vinylcarbazol, PVC or PTFE poly N-vinylcarbazol; Derivatives thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/30—Coordination compounds
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/30—Coordination compounds
- H10K85/311—Phthalocyanine
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/40—Organosilicon compounds, e.g. TIPS pentacene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/60—Organic compounds having low molecular weight
- H10K85/611—Charge transfer complexes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/60—Organic compounds having low molecular weight
- H10K85/649—Aromatic compounds comprising a hetero atom
Definitions
- the present invention relates to novel memory devices.
- the invention is useful in the development, manufacture, and use of a variety of devices and/or technologies, including, inter alia, memory devices for electronic computers, associative memory systems, circuit elements with programmable resistance for creating synapses for neuronal nets, direct access data banks, and new types of video/audio equipment.
- Modern electronic computers employ several different types of memory devices for various purposes and functions requiring different performance/operating characteristics, e.g., read/write and storage/retrieval speeds.
- the multiplicity of different requirements for the various memory devices substantially complicates the operation of computer systems, increases start-up times, and complicates data storage.
- a number of electronic memory or switching devices have been proposed or developed which include a bi-stable element that can be controllably alternated between high impedance and low impedance states by application of an electrical input, e.g., a voltage equal to or greater than a threshold voltage.
- Memory and switching devices utilizing such threshold-type behavior have been demonstrated with both organic and inorganic thin film semiconductor materials, including amorphous silicon, chalcogenides such as arsenic trisulphide-silver (As 2 S 3 —Ag), organic materials, and heterostructures such as SrZrO 3 (0.2% Cr)/SrRuO 3 . See, for example: U.S. Pat. Nos.
- U.S. Pat. No. 6,055,180 to Gudeson, et al. discloses an electrically addressable, passive storage device for registration, storage, and/or processing of data, comprising a functional medium in the form of a continuous or patterned structure capable of undergoing a physical or chemical change of state.
- the functional medium comprises individually addressable cells each of which represents a registered or detected value or is assigned a predetermined logical value. Each cell is sandwiched between an anode and cathode (electrode means) which contact the functional medium of the cell for electrical coupling therethrough, with the functional medium having a non-linear impedance characteristic, whereby the cell can be directly supplied with energy for effecting a change in the physical or chemical state in the cell.
- a disadvantage/drawback of the storage device of U.S. Pat. No. 6,055,180 is that writing of information can occur only once, and reading of the stored information is performed optically, thereby increasing the size and complexity of the device and its use, at the same time reducing reliability of reading of the information due to the difficulty in accurately positioning the optical beam.
- an alternate writing method utilizing thermal breakdown caused by application of a high voltage is also disadvantageous in that writing of information can only occur once, and high voltages, hence high electrical fields, are required.
- JP 62-260401 discloses a memory cell with a three-layer structure comprised of a pair of electrodes with a high temperature compound (i.e., molecule) sandwiched therebetween, which memory cell operates on a principle relying upon a change of electrical resistance of the compound upon application of an external electric field. Since the conductivity of the compound can be controllably altered between two very different levels, information in bit form can be stored therein.
- a high temperature compound i.e., molecule
- U.S. Pat. No. 5,761,116 to Kozicki et al. discloses a “programmable metallization cell” comprised of a “fast ion conductor”, such as a film or layer of a chalcogenide doped with a metal ion, e.g., silver or copper, and a pair of electrodes, i.e., an anode (e.g., of silver) and a cathode (e.g., of aluminum), spaced apart at a set distance on the surface of the doped chalcogenide.
- the silver or copper ions can be caused to move through the chalcogenide film or layer under the influence of an electric field.
- a non-volatile metal dendrite (“nano-wire”) grows on the surface of the chalcogenide film or layer (“fast ion conductor”) from the cathode to the anode, significantly reducing the electrical resistance between the anode and cathode.
- the growth rate of the dendrite is a function of the applied voltage and the interval of its application. Dendrite growth may be terminated by removing the applied voltage and the dendrite may be retracted towards the cathode by reversing the polarity of the applied voltage.
- U.S. Pat. No. 5,670,818 to Forouhi et al. discloses a read-only memory device in the form of an electrically programmable antifuse comprised of a layer of amorphous silicon between metal conductors. Under application of a high voltage, a portion of the amorphous silicon layer undergoes a phase change and atoms from the metal conductors migrate into the silicon layer, resulting in formation of a thin conducting filament (“nano-wire”) composed of a complex mixture of silicon and metal.
- nano-wire thin conducting filament
- U.S. Pat. No. 4,652,894 to Potember et al. discloses a current-controlled, bi-stable threshold or memory switch, comprised of a layer of a polycrystalline metal-organic semiconductor material sandwiched between a pair of metallic electrodes, wherein the layer of metal-organic semiconductor material is an electron acceptor for providing fast switching at low voltages between high and low impedance states.
- U.S. Patent Application Publication No. 2001/0054709 to Heath et al. discloses the fabrication of electronic devices comprised of two crossed nanowires sandwiching an electrically addressable molecular species. The devices are used to produce crossbar switch arrays, logic devices, memory devices and communication and signal routing devices.
- the present invention has as its principal aim the development of a universal memory device/system for high speed data storage and retrieval, with capability of long term storage at high bit densities.
- An advantage of the present invention is an improved memory storage and retrieval device.
- Another advantage of the present invention is an improved memory storage and retrieval device not requiring formation of conventional semiconductor junctions.
- Yet another advantage of the present invention is an improved memory storage and retrieval device which can be readily fabricated from a variety of materials.
- Still another advantage of the present invention is an improved memory storage and retrieval device having very high read and write speeds, long term data retention, and high data storage density.
- a memory storage and retrieval device comprising:
- At least one active layer comprising a polymer material with variable electrical conductivity
- At least one passive layer comprised of a material for varying the electrical conductivity of the at least one active layer upon application of an electrical potential difference between the first and second electrodes.
- the electrical conductivity of the at least one active layer is reversibly varied upon introduction and removal of charged species; and the at least one passive layer is comprised of a material for reversibly donating the charged species to and accepting the charged species from the active layer.
- the charged species comprise ions or a combination of ions and electrons, the ions selected from the group consisting of: metal ions, metal-containing ions, non-metal ions, and non-metal-containing ions.
- Embodiments of the present invention include those wherein the layer stack comprises a pair of active layers in mutual contact; and the layer stack may further comprise:
- At least one barrier layer comprised of a material which impedes spontaneous movement of the charged species when the electrical potential difference is not applied between the first and second electrodes.
- inventions include those wherein the at least one barrier layer is positioned within the stack intermediate the active layer and the passive layer; embodiments wherein the layer stack comprises first and second active layers and the at least one barrier layer is positioned within the stack intermediate the first and second active layers; and embodiments wherein the layer stack comprises first and second passive layers in respective contact with the first and second electrically conductive electrodes.
- the at least one active layer and the at least one passive layer are each comprised of the same material, whereby the stack effectively comprises a single layer.
- the single layer comprises a composite material comprising a porous dielectric containing at least one polymer with variable conductivity, and the porous dielectric is selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO 2 ), aluminum oxide (Al 2 O 3 ), copper oxide (Cu 2 O), titanium dioxide (TiO 2 ), boron nitride (BN), vanadium oxide (V 2 O 3 ), carbon tri-nitride (CN 3 ), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr)TiO 3 ).
- Embodiments of the present invention include those wherein the single layer stack comprises at least one barrier layer positioned within the stack interior comprised of a material which impedes spontaneous movement of the charged species when an electrical potential difference is not applied between said first and said second electrodes.
- the single layer comprises at least one polymer with variable conductivity and doped with a charged species or electrolyte clusters.
- each of the first and second electrically conductive electrodes comprises at least one electrically conductive material selected from the group consisting of metals, metal alloys, metal nitrides, oxides, sulfides, carbon, and polymers; and according to particular embodiments of the invention, each of the first and second electrically conductive electrodes comprises at least one material selected from the group consisting of aluminum (Al), silver (Ag), copper (Cu), titanium (Ti), tungsten (W), their alloys and nitrides, amorphous carbon, transparent oxides, including indium-tin-oxide (ITO), transparent sulfides, and conductive organic polymers, each of the first and second electrically conductive electrodes being from about 1000 to about 8,000 ⁇ thick, preferably about 3,000 to about 5,000 ⁇ thick.
- ITO indium-tin-oxide
- the at least one active layer comprises at least one material with a relatively lower intrinsic electrical conductivity when free of a charged species, and a relatively higher electrical conductivity when doped with a charged species.
- a suitable material for the active layer includes at least one polymer with variable electrical conductivity, which one or more polymers with variable electrical conductivity further include a plurality of channels or pores extending therethrough for facilitating movement of charged species therein.
- polymers with variable electrical conductivity include polyacetylene polymers.
- Suitable polyacetylene polymers include those selected from the group consisting of polydiphenylacetylene, poly(tbutyl)diphenylacetylene, poly(trifluoromethyl)diphenylacetylene, polybistrifluoromethyl)acetylene, polybis(t-butyldiphenyl)acetylene, poly(trimethylsilyl) diphenylacetylene, poly(carbazole)diphenylacetylene, polydiacetylene, polyphenylacetylene, polypyridineacetylene, polymethoxyphenylacetylene, polymethylphenylacetylene, poly(t-butyl)phenylacetylene, polynitrophenylacetylene, poly(trifluoromethyl) phenylacetylene, poly(trimethylsilyl)pheylacetylene, and derivatives of the foregoing containing ion trap
- suitable polymers include those selected from the group consisting of polyaniline, polythiophene, polypyrrole, polysilane, polystyrene, polyfuran, polyindole, polyazulene, polyphenylene, polypyridine, polybipyridine, polyphthalocyanine, poly(ethylenedioxythiophene) and derivatives of the foregoing with ion trapping molecular groups selected from the group consisting of crown ethers, cyclic analogues of crown ethers, carboxyls, diimines, sulfonics, phosphonics and carbodithioics.
- Preferred polymers are those with high thermal stability, e.g., thermally stabile at about 400° C. and higher.
- porous dielectric containing at least one polymer with variable conductivity.
- porous dielectric materials include those selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO 2 ), aluminum oxide (Al 2 O 3 ), copper oxide (Cu 2 O), titanium dioxide (TiO 2 ), boron nitride (BN), vanadium oxide (V 2 O 3 ), carbon tri-nitride (CN 3 ), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr)TiO 3 ).
- the at least one active layer is from about 50 to about 3,000 ⁇ thick, preferably about 500 to about 700 ⁇ thick.
- the at least one passive layer comprises at least one super-ionic conductor material or intercalation compound, wherein the at least one super-ionic conductor material or intercalation compound reversibly donates and accepts charged species; e.g., ions or a combination of ions and electrons, the ions selected from the group consisting of silver (Ag), copper (Cu), gold (Au), lithium (Li), sodium (Na), potassium (K), zinc (Zn), magnesium (Mg), other metal or metal-containing ions, hydrogen (H), oxygen ( 0 ), fluorine (F), and other halogen-containing ions; and the at least one super-ionic conductor material or intercalation compound is selected from the group consisting of AgI, AgBr, Ag 2 S, Ag 2 Se, Ag 2-x Te, RbAg 4 I 5 , CuI, CuBr, Cu 2-x S, Cu 2-x Se, Cu 2-x Te, Ag x Cu 2-x S, Cu
- the at least one barrier layer comprises at least one material selected from the group consisting of at least one material selected from the group consisting of SiO x , AlO x , NbO x , TiO x , CrO x , VO x , TaO x , CuO x , MgO x , WO x , AlN x , Al, Pt, Nb, Be, Zn, Ti, W, Fe, Ni, and Pd.
- the barrier layer is from about 20 to about 300 ⁇ thick, preferably about 50 ⁇ thick.
- FIGS. 1 (A)- 1 (B) show, in schematic, partially cut-away perspective view, an example of a two-layer memory device 10 according to the invention for illustrating the principle of conductivity modulation;
- FIG. 2 is a current (I)-voltage (V) plot for illustrating operation of memory devices according to the invention
- FIG. 3 is a plot of voltage (V) and current (I) vs. time (in nsec.) during switching of memory devices according to the invention from a high resistance “off” state (corresponding to a logical 0) to a low resistance “on” state (corresponding to a logical 1); and
- FIGS. 4 - 11 illustrate in simplified, schematic cross-sectional view, various memory device constructions according to the invention, each comprising a layer stack between a pair of vertically spaced apart first and second electrodes.
- the present invention is based upon the discovery by the inventor that: (1) polymeric materials exist, or can be prepared, which can be made to exhibit reversible change, i.e., modulation, of their electrical conductivity upon application and subsequent removal of an electrical field; and (2) useful devices, in particular memory devices, can be fabricated wherein the phenomenon of reversible conductivity change or modulation exhibited by such polymeric materials forms the basis for operation of the devices.
- polymers with relatively low intrinsic electrical conductivity which are potentially useful as an active layer of a memory device, which materials can be formed into layers exhibiting a substantial increase in conductivity (i.e., conductivity modulation) when doped with charged species of various types, for example ions or a combination of ions and electrons, which are introduced thereinto under the influence of an applied electrical field of a first polarity, and which layers reversibly exhibit a substantial decrease in electrical conductivity when the charged species are caused to be at least partially withdrawn therefrom by application of an electrical field of a second, opposite polarity.
- conductivity modulation charged species of various types, for example ions or a combination of ions and electrons
- active layers according to the present invention are susceptible to conductivity modulation by means of reversible doping/withdrawal of charged species, e.g., ions or a combination of ions and electrons, under the influence of applied electric fields of appropriate polarity.
- charged species e.g., ions or a combination of ions and electrons
- polymers with variable electrical conductivity include polyacetylene polymers characterized by conjugated unsaturated bonds which facilitate electron movement.
- Suitable polyacetylene polymers include those selected from the group consisting of polydiphenylacetylene, poly(t-butyl)diphenylacetylene, poly(trifluoromethyl)diphenylacetylene, polybis(trifluoromethyl)acetylene, polybis(t-butyldiphenyl)acetylene, poly(trimethylsilyl) diphenylacetylene, poly(carbazole)diphenylacetylene, polydiacetylene, polyphenylacetylene, polypyridineacetylene, polymethoxyphenylacetylene, polymethylphenylacetylene, poly(t-butyl)phenylacetylene, polynitrophenylacetylene, poly(trifluoromethyl) phenylacetylene, poly(trimethylsilyl)pheylacetylene
- suitable polymers include those selected from the group consisting of polyaniline, polythiophene, polypyrrole, polysilane, polystyrene, polyfuran, polyindole, polyazulene, polyphenylene, polypyridine, polybipyridine, polyphthalocyanine, poly(ethylenedioxythiophene) and derivatives of the foregoing with ion trapping molecular groups selected from the group consisting of crown ethers, cyclic analogues of crown ethers, carboxyls, diimines, sulfonics, phosphonics and carbodithioics.
- Preferred polymers are those with high thermal stability, e.g., thermally stabile at about 400° C. and higher.
- porous dielectric materials include those selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO 2 ), aluminum oxide (Al 2 O 3 ), copper oxide (Cu 2 O), titanium dioxide (TiO 2 ), boron nitride (BN), vanadium oxide (V 2 O 3 ), carbon tri-nitride (CN 3 ), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr)TiO 3 ).
- the at least one active layer is from about 50 to about 3,000 ⁇ thick, preferably about 500 to about 700 ⁇ thick.
- a key feature of the present invention is the presence of an additional layer of material, termed a passive layer, for reversibly functioning as a source of the charged species, e.g., ions or ions+electrons, which are introduced (injected) into the active layer during application of the first polarity electrical field and as an acceptor (sink) of the charged species which are removed (withdrawn) from the active layer during application of the second, opposite polarity electrical field.
- a passive layer for reversibly functioning as a source of the charged species, e.g., ions or ions+electrons, which are introduced (injected) into the active layer during application of the first polarity electrical field and as an acceptor (sink) of the charged species which are removed (withdrawn) from the active layer during application of the second, opposite polarity electrical field.
- reversible charged species donor/acceptor materials suitable for use as the passive layer include, for example, compounds with mobile ions, including super-ionic conductors and intercalation compounds, e.g., AgI, AgBr, Ag 2 S, Ag 2 Se, Ag 2-x Te, RbAg 4 I 5 , CuI, CuBr, Cu 2-x S, Cu 2-x Se, Cu 2-x Te, Ag x Cu 2-x S, Cu 3 HgI 4 , Cu 3 HgI 4 , AuI, Au 2 S, Au 2 Se, Au 2 S 3 , Na x Cu y Se 2 , Li 3 N, LiNiO 2 , LiTiS 2 , Li x MoSe 2 , Li x TaS 2 , Li x VSe 2 , Li x HfSe 2 , Li x WO 3 , Cu x WO 3 , Na x WO 3 , H x WO 3 , H x Pd, Na—Al 2 O 3
- the at least one active layer and the at least one passive layer are each comprised of the same material, whereby the stack effectively comprises a single layer.
- the single layer comprises a composite material comprising a porous dielectric containing at least one polymer with variable conductivity.
- the porous dielectric is selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO 2 ), aluminum oxide (Al 2 O 3 ), copper oxide (Cu 2 O), titanium dioxide (TiO 2 ), boron nitride (BN), vanadium oxide (V 2 O 3 ), carbon tri-nitride (CN 3 ), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr) TiO 3 ).
- the single layer stack may further comprise a barrier layer positioned within the stack interior and comprised of a material which impedes spontaneous movement of the charged species when an electrical potential difference is not applied between said first and said second electrodes.
- the stack effectively comprises a single layer containing at least one polymer with variable conductivity and which is doped with a charged species or electrolyte clusters.
- Materials usable as the passive layer are characterized by the ease, i.e. rapidity, with which they donate and accept charged species, e.g., ions or ions+electrons, under the influence of a relatively weak electric field, i.e., within the range of electric fields used in typical semiconductor devices such as flash memories.
- a relatively weak electric field i.e., within the range of electric fields used in typical semiconductor devices such as flash memories.
- application of a first polarity electric field to a layer stack comprised of at least one active layer and at least one passive layer will draw charged species such as ions or ions+electrons, from the latter into the former, and application of a second, opposite polarity electric field will “pull” at least some of the ions or ions+electrons out of the former layer and return them to the latter layer.
- the donation and acceptance of the charged species is reversible and can be modulated for extremely long time periods and for millions of cycles.
- the performance of memory cells or devices is a function of the conductivity modulation characteristics of the polymeric material of the active layer.
- the ease with which charged species such as ions are reversibly donated to the active layer (i.e., doped therein) and withdrawn therefrom determines the ease with which “programming” and “erasing” of the memory device occurs. Since this feature necessitates facile movement of the charged species, e.g., ions or ions+electrons, into and out from the active layer, the ions or ions+electrons will travel freely in the polymeric material, and thus have a tendency to return to their initial state or location under the influence of internal electrical fields (as during absence of the externally applied electrical field).
- the interval during which relaxation occurs is controlled, i.e., the interval when the previously injected mobile ions or ions+electrons are partially displaced or move out of the active layer and return to the passive layer and the conductivity therefore decreases, is controlled.
- control may, for example, be achieved by providing at least one barrier layer for impeding motion of the charged species in the absence of an applied electrical field. Therefore, for a material to be useful as a barrier layer, it must have the property of not permitting easy travel therethrough of charged species such as ions or ions+electrons, or a property of not attracting, or even repelling, ions or ions+electrons.
- the barrier layer limits spontaneous movement of the charged species (i.e., movement in the absence of an externally applied electric field) between the active layer and the passive layer, thereby increasing the data retention time of the memory device.
- Suitable materials for use as the barrier layer according to the invention include of SiO x , AlO x , NbO x , TiO x , CrO x , VO x , TaO x , CuO x , MgO x , WO x , AlN x , Al, Pt, Nb, Be, Zn, Ti, W, Fe, Ni, and Pd.
- a layer stack which comprises at least one active layer and at least one passive layer, and optionally including at least one barrier layer.
- the layer stack is sandwiched between a pair of electrically conductive electrodes which serve as electrical connections for supplying the requisite externally applied electrical fields.
- Suitable electrically conductive materials for use as electrodes include metals, metal alloys, metal nitrides, oxides, sulfides, carbon, and polymers, including for example: aluminum (Al), silver (Ag), copper (Cu), titanium (Ti), tungsten (W), their alloys and nitrides, amorphous carbon, transparent oxides, including indium-tin-oxide (ITO), transparent sulfides, and organic polymers.
- the work functions of the particular materials utilized for the electrodes determines the ease with which electrons and/or holes are injected into the device under the influence of the applied electric field, and in turn, affects the memory function of the device, i.e., the speed at which the device can be programmed, read, and erased, as well as the amount of electrical power required to perform these functions.
- one of the electrodes may, in some instances, serve as a reactant material for forming the passive layer of the device.
- memory device 10 comprises an upper electrode 1 and a lower electrode 2 with a layer stack interposed therebetween, comprised of an upper, active layer 3 (bounded on opposite vertically extending sides by encapsulation layer 9 ) in contact with upper electrode 1 and a lower, passive layer 5 in contact with lower electrode 2 .
- Passive layer 5 is a source (i.e., donor) and acceptor of a charged species, illustratively positively charged ions 6 (typically metal ions) and active layer 3 is a poorly electrically conducting material (e.g., an insulator) including a plurality of micro-channels or pores 7 extending generally vertically between passive layer 5 and upper electrode 1 for facilitating injection and transport of ions 6 in the active layer 3 .
- FIG. 1(A) illustrates the condition of memory device 10 when in the high resistance, low conductivity “off” state, i.e., no applied electric field, with ions 6 essentially confined to passive layer 5 and the micro-channels or pores 7 substantially devoid of ions 6 ; whereas FIG.
- FIG. 1(B) illustrates the condition of memory device 10 when in the low resistance, high conductivity “on” state, i.e., after application of an electric field of polarity and strength sufficient to cause ions 6 from the passive layer 5 to be injected (donated) into the micro-channels or pores 7 of the active layer 3 to form electrically conductive “nano-wires” 8 .
- ions 6 may be present within micro-channels or pores 7 when device 10 is in the “off” state; however, the amount of ions is insufficient to establish electrically conductive “nano-wires” 8 ).
- the memory device can be read at any voltage below the threshold voltage V T , i.e., the “read region”.
- a low voltage may be utilized to probe the device and check its resistance, wherein a low current indicates the device is in the high resistance, “off” state, and a high current indicates the device is in the low resistance, “on” state.
- the “read” operation is non-destructive and does not disturb the state of the device.
- the applied voltage may be reduced towards 0 V along curve 3 .
- the slope of the I-V curve indicates the memory device is in the low resistance state, since the steeper the slope of the I-V curve, the lower the resistance.
- the difference between the “on” and “off” states is termed the “on/off ratio”, which may be as high as 9 orders of magnitude for the inventive devices, i.e., from several M to ⁇ 100-200, but typically is ⁇ 4-6 orders of magnitude.
- erase may be performed by applying an increasingly negative voltage (along curve 3 ) until the erase threshold voltage V E is reached, at which point the device rapidly switches back to the high resistance “off” state along curve 4 .
- Erase threshold voltages V E are typically in the same range as programming threshold voltages V T , but can be tuned depending upon the choice of materials for the active and passive layers, electrodes, and layer thicknesses.
- an erase operation corresponds to the removal of a minimum amount of charged species, e.g., ions from the micro-channels or pores sufficient to interrupt continuity of the conductive nano-wires. As a consequence, only a small number of ions needs to be removed from the micro-channels or pores to effectively sever the conductive wire and thereby increase the resistance.
- FIG. 3 is a plot of voltage (V) and current (I) vs. time (in nsec.) during switching of memory devices according to the invention from a high resistance “off” state (corresponding to a logical 0) to a low resistance “on” state (corresponding to a logical 1), it is evident that switching times are very fast, i.e., on the order of about 100 nsec., indicating high operational speed.
- FIG. 4 shows a memory device 20 according to the invention, comprising a single layer sandwiched between a pair of electrodes, e.g., a composite active layer 3 / 5 comprised of a porous dielectric containing a polymeric material, sandwiched between upper and lower electrodes 1 and 2 ;
- a composite active layer 3 / 5 comprised of a porous dielectric containing a polymeric material, sandwiched between upper and lower electrodes 1 and 2 ;
- FIG. 5 shows a memory device 30 according to the invention, comprising a layer stack sandwiched between upper and lower electrodes 1 and 2 , the layer stack including an upper, active layer 3 and a lower, passive layer 5 ;
- FIG. 6 shows a memory device 40 according to the invention, comprising a layer stack sandwiched between upper and lower electrodes 1 and 2 , the layer stack including a pair of active layers 3 including a first, upper active layer 3 A and a second, lower active layer 3 B , and a lower, passive layer 5 ;
- FIG. 7 shows a memory device 50 according to the invention, comprising a layer stack sandwiched between upper and lower electrodes 1 and 2 , the layer stack including an upper, active layer 3 and a lower, passive layer 5 , with a barrier layer 4 inserted between the upper, active layer 3 and the lower, passive layer 5 ;
- FIG. 8 shows a memory device 60 according to the invention, comprising a layer stack sandwiched between upper and lower electrodes 1 and 2 , the layer stack including a pair of active layers 3 including a first, upper active layer 3 A and a second, lower active layer 3 B , a barrier layer 4 inserted between the first, upper active layer 3 A and the second, lower active layer 3 B , and a lower passive layer 5 ;
- FIG. 9 shows a memory device 70 according to the invention, comprising a layer stack sandwiched between upper and lower electrodes 1 and 2 , the layer stack including a first, upper passive layer 5 A , a pair of active layers 3 including a first, upper active layer 3 A and a second, lower active layer 3 B , a barrier layer 4 inserted between the first, upper active layer 3 A and the second, lower active layer 3 B , and a second, lower passive layer 5 B ;
- each of the constituent layers of each of the embodiments illustrated in FIGS. 4 - 11 are as follows:
- first and second electrically conductive electrodes 1 and 2 from about 1,000 to about 8,000 ⁇ , with 3,000 to about 5,000 ⁇ presently preferred;
- active layer 3 or active layers 3 A and 3 B from about 50 to about 3,000 ⁇ thick, with 500 to about 700 ⁇ presently preferred;
- passive layer 5 or passive layers 5 A and 5 B from about 20 to about 300 ⁇ thick, with 100 to about 150 ⁇ presently preferred;
- barrier layer 4 from about 20 to about 300 ⁇ thick, with 50 ⁇ presently preferred.
- each of the constituent layers may be prepared according to conventional techniques and methodologies and, for brevity's sake, details are not provided, except as noted below and in examples 1-17 described below:
- the electrodes are formed via conventional thin film deposition techniques, e.g., thermal evaporation, sputtering, e-beam evaporation, etc.;
- the passive layer may be formed by conventional thin film deposition techniques such as thermal evaporation, CVD, spin coating, or by first depositing a layer of a metal ultimately included in the passive layer, e.g., by reacting an initially formed Cu layer with a S, Se, or Te-containing gas or liquid to form a layer of a reaction product, e.g., Cu 2 S or Cu 2 Se in contact with the Cu layer;
- porous active layers such as porous polymeric materials
- porous active layers may be formed according to well-known thin film deposition techniques, such as thermal evaporation, spin coating, CVD, etc.
- Preferable pore sizes are 10-100 ⁇ , with 30 ⁇ preferred.
- the polymer(s) of the active layer(s) may first be deposited as a monomer precursor by way of chemical vapor deposition (CVD).
- An example of forming one active layer by said process includes: forming a polymeric film, such as a polydiphenylacetylene film, over the surface of a passive layer, from a diphenylacetylene monomer precursor.
- an example of forming more than one active layer by said process includes: forming a polymeric film, such as a phthalocyanine film, on the surface of a first active layer, from a tetracyanobenzene monomer precursor.
- the passive layer is about 50 ⁇ -300 ⁇ thick, with 100 ⁇ presently preferred.
- the intercalation of lithium ions in TiS 2 layer may be accomplished by means of a solution of n-butyllithium in hexane.
- the active layer is poly(t-butyl)diphenylacetylene, which may be deposited from solution by spin-coating.
- the active layer is about 300 ⁇ -1000 ⁇ thick, with 500 ⁇ presently preferred.
- the second conductor layer is deposited on the upper surface of the poly(t-butyl)diphenylacetylene active layer, in a similar manner as first conductor.
- the second conductor layer is about 3000 ⁇ -8000 ⁇ thick, with 5000 ⁇ presently preferred.
- Ti/Polymer electrolyte+poly(t-butyl)diphenylacetylene/a-C (as in FIG. 11)—A first or lower conductive conductor is deposited on upper surface of insulating layer.
- the first or lower conductor may be formed from titanium and is about 3000 ⁇ -8000 ⁇ thick, with 5000 ⁇ presently preferred.
- the active layer is mixture of a polymer electrolyte containing poly(propylene oxide) with lithium salt (LiClO 4 ) and poly(t-butyl)diphenylacetylene, which may be deposited from solution by spin-coating.
- the active layer is about 300 ⁇ -1000 ⁇ thick, with 500 ⁇ presently preferred.
- the second conductor layer is amorphous carbon, which can be deposited on the upper surface of the PhCCPh active layer by magnetron co-sputtering.
- the second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Ti/Cu 2-x S/polydiphenylacetylene/a-C (as in FIG. 5)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer.
- the first or lower conductor may be formed from titanium, and is about 3000 ⁇ -8000 ⁇ thick, with 5000 ⁇ presently preferred.
- the passive layer is Cu 2-x S.
- the Cu 2-x S passive layer is deposited on the upper surface of the first or lower conductor.
- the copper layer is about 100 ⁇ -300 ⁇ thick, with 150 ⁇ presently preferred. This layer is deposited in a chamber with H 2 S gas for 15 minutes at room temperature.
- Cu 2-x S is produced by the reaction between copper and H 2 S gas.
- the active layer is polydiphenylacetylene, which may be deposited by way of CVD.
- a polydiphenylacetylene film is formed on surface of Cu 2-x S at 125° C. from a diphenylacetylene monomer precursor.
- the active layer is about 300 ⁇ -1000 ⁇ thick, with 500 ⁇ presently preferred.
- the second conductor layer is amorphous carbon which can be deposited on the upper surface of the polydiphenylacetylene active layer, by magnetron co-sputtering.
- the second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Ti/Ag 2 S/polydiphenylacetylene/a-C (as in FIG. 5)—The memory cell was made using Ag 2 S as the passive layer, which is deposited on the upper surface of the conductor layer.
- the passive layer is about 50 ⁇ -300 ⁇ thick, with 100 ⁇ presently preferred.
- the Ag 2 S passive layer may be deposited by way of CVD or evaporation.
- the active layer is polydiphenylacetylene, which may be deposited by way of CVD.
- Ti/Li x WO 3 /poly(t-butyl)diphenylacetylene/Al or Ti or a-C (as in FIG. 5)—The memory cell was made in the same manner as Example 1 except that a Li x WO 3 passive layer is deposited on the upper surface of the first or lower conductor.
- the Li x WO 3 passive layer may be deposited with the following process: The tungsten layer is deposited on the upper surface of the first or lower conductor.
- the tungsten layer is about 100 ⁇ -300 ⁇ thick, with 150 ⁇ presently preferred.
- This layer was deposited in a chamber with O 2 gas for 20 minutes at 250° C. After the reaction between tungsten and the oxygen gas, WO 3 is produced.
- the intercalation of lithium ions in WO 3 layer may be accomplished by means of a solution of n-butyllithium in hexane.
- the passive layer is about 50 ⁇ -300 ⁇ thick, with 100 ⁇ presently
- Ti/W/Cu x WO 3 /poly(t-butyl)diphenylacetylene/Al or Ti or a-C (as in FIG. 7)—The memory cell was made using Cu x WO 3 as the passive layer.
- the Cu x WO 3 passive layer may be deposited with the following process: The tungsten layer is deposited on upper surface of the first or lower conductor, and is about 100 ⁇ -300 ⁇ thick, with 150 ⁇ presently preferred. This layer was deposited in a chamber with O 2 gas for 20 minutes at 250° C. WO 3 is produced by the reaction between the tungsten and oxygen. Next, CuI was deposited on the WO 3 layer from solution, by spin-coating. After heating up to a 150° C. temperature, Cu x WO 3 is produced. Poly(t-butyl)diphenylacetylene serves as the active layer.
- Ti/W/H x WO 3 /polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer.
- the first or lower conductor may be formed from titanium and is about 3000 ⁇ -8000 ⁇ thick, with 5000 ⁇ presently preferred.
- the WO 3 passive layer may be deposited by the following process: The tungsten layer is deposited on the upper surface of the first or lower conductor, and is about 1000 ⁇ -300 ⁇ thick, with 150 ⁇ presently preferred. Next, the tungsten layer was deposited in a chamber with O 2 gas for 20 minutes at 250° C.
- the active layer is polyaniline, which may be deposited from solution by spin-coating.
- the active layer is about 300 ⁇ -1000 ⁇ thick, with 500 ⁇ presently preferred.
- the second conductor layer is amorphous carbon, which can be deposited on the upper surface of the polyaniline active layer by magnetron co-sputtering.
- the second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Tungsten (W) serves as the barrier layer.
- the upper active layer is also polyaniline with a preferred thickness of 500 ⁇ A.
- the second conductor layer is amorphous carbon, which can be deposited on the upper surface of the second polyaniline active layer by magnetron co-sputtering.
- the second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Ti/Cu 2-x S/SiO 2 +polydiphenylacetylene/a-C or ITO (as in FIG. 5)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer.
- the first or lower conductor may be formed from titanium and is about 3000 ⁇ -8000 ⁇ thick, with 5000 ⁇ presently preferred.
- a passive layer is Cu 2-x S.
- the Cu 2-x S passive layer may be deposited by CVD.
- the active layer is a composite containing porous silicon oxide (SiO 2 ) and polydiphenylacetylene.
- the active layer may be deposited by using the following process: First, a film of porous silicon oxide is deposited on the upper surface of passive layer by way of CVD.
- a film of polydiphenylacetylene is grown in the pores of the silicon oxide from a diphenylacetylene monomer precursor of at 125° C.
- the active layer is about 300 ⁇ -1000 ⁇ thick, with 500 ⁇ presently preferred.
- the second conductor layer is amorphous carbon, which can be deposited on upper surface of active layer by magnetron co-sputtering.
- the second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Ti/Cu 2-x S/porous ferroelectric+polydiphenylacetylene/a-C (as in FIG. 5)—The memory cell was made in the same manner as Example 9 except that active layer is composite of polydiphenylacetylene and porous (Ba,Sr)TiO 3 which can deposited by way of CVD. Cu 2-x S serves as the passive layer.
- Ti/Cu 2-x S/polydiphenylacetylene/polyphthalocyanine/a-C (as in FIG. 6)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer.
- the first or lower conductor may be formed from titanium and is about 3000 ⁇ -8000 ⁇ thick, with 5000 ⁇ presently preferred.
- the lower active layer is polydiphenylacetylene, which may be deposited by CVD.
- a polydiphenylacetylene film is formed on the surface of the Cu 2-x S passive layer at 125° C. from a diphenylacetylene monomer precursor.
- the upper active layer is about 300 ⁇ -1000 ⁇ thick, with 500 ⁇ presently preferred.
- the second active layer is polyphthalocyanine, having a preferred thickness of 150 ⁇ .
- Polyphthalocyanine films are formed on surface of the polydiphenylacetylene at 125° C. from a tetracyanobenzene monomer precursor.
- the second conductor layer is amorphous carbon, which can be deposited on upper surface of second polyphthalocyanine active layer by magnetron co-sputtering.
- the second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Ti/Cu 2-x S/polyphthalocyanine/a-C (as in FIG. 5)—The memory cell was made using polyphthalocyanine as the active layer, which may be deposited by CVD. A polyphthalocyanine film may be formed on the surface of the Cu 2-x S passive layer at 125° C., from a monomer of tetracyanobenzene.
- the active layer is about 500 ⁇ -3000 ⁇ thick, with 700 ⁇ presently preferred.
- the second conductor layer is amorphous carbon, which can be deposited on the upper surface of the active layer by magnetron co-sputtering. The second conductor layer is about 1000 ⁇ -5000 ⁇ thick, with 3000 ⁇ presently preferred.
- Ti/W/H x WO 3 /SiO 2 +polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—This cell was fabricated in a similar manner as Example 7, except that the active layer is a composite of containing porous silicon oxide (SiO 2 ) and polyaniline.
- Ti/W/H x Pd/SiO 2 +polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—This cell was fabricated in a similar manner as Example 13, except that the passive layer is palladium, which is deposited by way of CVD or evaporation.
- Ti/Cu 2-x S/Cu 2 O+polydiphenylacetylene/a-C or ITO (as in FIG. 5)—This cell was fabricated in a similar manner as Example 9, except that the active layer is a composite of containing porous copper oxide (Cu 2 O) and polydiphenylacetylene.
- Ti/W/H x WO 3 /Porous ferroelectric+polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—This cell was fabricated in a similar manner as Example 13, except that the active layer is a composite of containing polyaniline and porous (Ba,Sr)TiO 3 which can deposited by way of CVD.
- each active layer is a composite containing porous silicon oxide (SiO 2 ) and polyaniline.
- the active layer is about 50 ⁇ -500 ⁇ thick, with 100 ⁇ presently preferred.
- inventive devices or cells fabricated according to the inventive concept and methodology reflect the extreme flexibility and versatility with regard to device structures and materials selection afforded by the present invention.
- the inventive devices are well suited for use in a variety of applications currently employing conventional semiconductor-based memory devices.
- the inventive memory devices are readily fabricated in cost-effective manner utilizing conventional manufacturing technologies.
Abstract
Description
- This application is a Continuation-in-Part of PCT application PCT/RU01/00334 filed Aug. 13, 2001.
- This application contains subject matter related to the subject matter disclosed in copending U.S. patent application Ser. No. 10/238,880, filed on Sep. 11, 2002, entitled “Memory Device”.
- The present invention relates to novel memory devices. The invention is useful in the development, manufacture, and use of a variety of devices and/or technologies, including, inter alia, memory devices for electronic computers, associative memory systems, circuit elements with programmable resistance for creating synapses for neuronal nets, direct access data banks, and new types of video/audio equipment.
- Modern electronic computers employ several different types of memory devices for various purposes and functions requiring different performance/operating characteristics, e.g., read/write and storage/retrieval speeds. The multiplicity of different requirements for the various memory devices substantially complicates the operation of computer systems, increases start-up times, and complicates data storage.
- As a consequence of the above-mentioned drawbacks and disadvantages associated with current memory device technology, a high priority task of the microelectronics industry is creation/development of a universal memory device/system having high read/write speeds, high storage density, and long term data retention characteristics.
- A number of electronic memory or switching devices have been proposed or developed which include a bi-stable element that can be controllably alternated between high impedance and low impedance states by application of an electrical input, e.g., a voltage equal to or greater than a threshold voltage. Memory and switching devices utilizing such threshold-type behavior have been demonstrated with both organic and inorganic thin film semiconductor materials, including amorphous silicon, chalcogenides such as arsenic trisulphide-silver (As2S3—Ag), organic materials, and heterostructures such as SrZrO3(0.2% Cr)/SrRuO3. See, for example: U.S. Pat. Nos. 5,761,115; 5,896,312; 5,914,893; 5,670,818; 5,770,885; and 6,150,705; U.S. Patent Application Publication No. 2001/0054709, Russian Patent No. 2,071,126; S. R. Ovshinsky, Phys. Rev. Lett., 36, 1469 (1976); J. H. Krieger, et al., J. Struct. Chem., 34, 966 (1993); J. H. Krieger, et al., Synthetic Metals, 122, 199 (2001); R. S. Potember, et al., Appl. Phys. Lett., 34 (6), 405 (1979); Y. Machida, et al., Jap. J. Appl. Phys.,
Part 1, 28 (2), 297 (1989); A. Beck, et al., Appl. Phys. Lett., 77, 139 (2000); and C. Rossel et al., J. Appl. Phys. (2001), in press. - U.S. Pat. No. 6,055,180 to Gudeson, et al. discloses an electrically addressable, passive storage device for registration, storage, and/or processing of data, comprising a functional medium in the form of a continuous or patterned structure capable of undergoing a physical or chemical change of state. The functional medium comprises individually addressable cells each of which represents a registered or detected value or is assigned a predetermined logical value. Each cell is sandwiched between an anode and cathode (electrode means) which contact the functional medium of the cell for electrical coupling therethrough, with the functional medium having a non-linear impedance characteristic, whereby the cell can be directly supplied with energy for effecting a change in the physical or chemical state in the cell.
- A disadvantage/drawback of the storage device of U.S. Pat. No. 6,055,180, however, is that writing of information can occur only once, and reading of the stored information is performed optically, thereby increasing the size and complexity of the device and its use, at the same time reducing reliability of reading of the information due to the difficulty in accurately positioning the optical beam. In addition, an alternate writing method utilizing thermal breakdown caused by application of a high voltage is also disadvantageous in that writing of information can only occur once, and high voltages, hence high electrical fields, are required.
- JP 62-260401 discloses a memory cell with a three-layer structure comprised of a pair of electrodes with a high temperature compound (i.e., molecule) sandwiched therebetween, which memory cell operates on a principle relying upon a change of electrical resistance of the compound upon application of an external electric field. Since the conductivity of the compound can be controllably altered between two very different levels, information in bit form can be stored therein.
- U.S. Pat. No. 5,761,116 to Kozicki et al. discloses a “programmable metallization cell” comprised of a “fast ion conductor”, such as a film or layer of a chalcogenide doped with a metal ion, e.g., silver or copper, and a pair of electrodes, i.e., an anode (e.g., of silver) and a cathode (e.g., of aluminum), spaced apart at a set distance on the surface of the doped chalcogenide. The silver or copper ions can be caused to move through the chalcogenide film or layer under the influence of an electric field. Thus, when a voltage is applied between the anode and the cathode, a non-volatile metal dendrite (“nano-wire”) grows on the surface of the chalcogenide film or layer (“fast ion conductor”) from the cathode to the anode, significantly reducing the electrical resistance between the anode and cathode. The growth rate of the dendrite is a function of the applied voltage and the interval of its application. Dendrite growth may be terminated by removing the applied voltage and the dendrite may be retracted towards the cathode by reversing the polarity of the applied voltage.
- U.S. Pat. No. 5,670,818 to Forouhi et al. discloses a read-only memory device in the form of an electrically programmable antifuse comprised of a layer of amorphous silicon between metal conductors. Under application of a high voltage, a portion of the amorphous silicon layer undergoes a phase change and atoms from the metal conductors migrate into the silicon layer, resulting in formation of a thin conducting filament (“nano-wire”) composed of a complex mixture of silicon and metal.
- The principal shortcomings of the above-described memory devices relying upon nano-wire formation are related to the low operational speeds caused by the extended interval required for effecting substantial change in the electrical resistance between the electrodes/conductors and to the high voltage required, e.g., ˜60 V. Such drawbacks significantly limit practical use of the cells in current high speed electronic devices.
- U.S. Pat. No. 4,652,894 to Potember et al. discloses a current-controlled, bi-stable threshold or memory switch, comprised of a layer of a polycrystalline metal-organic semiconductor material sandwiched between a pair of metallic electrodes, wherein the layer of metal-organic semiconductor material is an electron acceptor for providing fast switching at low voltages between high and low impedance states.
- Practical implementation of the threshold memory switch of U.S. Pat. No. 4,652,894 is limited, however, principally due to the use of low temperature metal-organic semiconductor compounds which are not sufficiently mechanically robust, and more importantly, are insufficiently resistant to chemical degradation when subjected to the elevated temperatures commonly associated with modern semiconductor manufacturing processing, i.e., greater than about 150° C. and as high as about 400° C. In addition, the physical characteristics of the metal-organic semiconductor materials cause poor repeatability of the read/write/erase cycle, and storage is limited to only 1 bit of formation, thereby prohibiting use in high information density applications/devices.
- U.S. Patent Application Publication No. 2001/0054709 to Heath et al. discloses the fabrication of electronic devices comprised of two crossed nanowires sandwiching an electrically addressable molecular species. The devices are used to produce crossbar switch arrays, logic devices, memory devices and communication and signal routing devices.
- In view of the above, there exists a clear need for memory devices which are free of the above-described shortcomings, drawbacks, and disadvantages associated with memory devices of the conventional art. The present invention, therefore, has as its principal aim the development of a universal memory device/system for high speed data storage and retrieval, with capability of long term storage at high bit densities.
- An advantage of the present invention is an improved memory storage and retrieval device.
- Another advantage of the present invention is an improved memory storage and retrieval device not requiring formation of conventional semiconductor junctions.
- Yet another advantage of the present invention is an improved memory storage and retrieval device which can be readily fabricated from a variety of materials.
- Still another advantage of the present invention is an improved memory storage and retrieval device having very high read and write speeds, long term data retention, and high data storage density.
- Additional advantages and other features of the present invention will be set forth in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.
- According to an aspect of the present invention, the foregoing and other advantages are obtained in part by a memory storage and retrieval device, comprising:
- (a) an electrically conductive first electrode;
- (b) an electrically conductive second electrode; and
- (c) a layer stack intermediate the first and second electrodes, the layer stack comprising:
- (d) at least one active layer comprising a polymer material with variable electrical conductivity; and
- (e) at least one passive layer comprised of a material for varying the electrical conductivity of the at least one active layer upon application of an electrical potential difference between the first and second electrodes.
- In accordance with embodiments of the present invention, the electrical conductivity of the at least one active layer is reversibly varied upon introduction and removal of charged species; and the at least one passive layer is comprised of a material for reversibly donating the charged species to and accepting the charged species from the active layer.
- According to preferred embodiments of the invention, the charged species comprise ions or a combination of ions and electrons, the ions selected from the group consisting of: metal ions, metal-containing ions, non-metal ions, and non-metal-containing ions.
- Embodiments of the present invention include those wherein the layer stack comprises a pair of active layers in mutual contact; and the layer stack may further comprise:
- (f) at least one barrier layer comprised of a material which impedes spontaneous movement of the charged species when the electrical potential difference is not applied between the first and second electrodes.
- Further embodiments of the present invention include those wherein the at least one barrier layer is positioned within the stack intermediate the active layer and the passive layer; embodiments wherein the layer stack comprises first and second active layers and the at least one barrier layer is positioned within the stack intermediate the first and second active layers; and embodiments wherein the layer stack comprises first and second passive layers in respective contact with the first and second electrically conductive electrodes.
- According to still further embodiments of the present invention, the at least one active layer and the at least one passive layer are each comprised of the same material, whereby the stack effectively comprises a single layer. The single layer comprises a composite material comprising a porous dielectric containing at least one polymer with variable conductivity, and the porous dielectric is selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO2), aluminum oxide (Al2O3), copper oxide (Cu2O), titanium dioxide (TiO2), boron nitride (BN), vanadium oxide (V2O3), carbon tri-nitride (CN3), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr)TiO3).
- Embodiments of the present invention include those wherein the single layer stack comprises at least one barrier layer positioned within the stack interior comprised of a material which impedes spontaneous movement of the charged species when an electrical potential difference is not applied between said first and said second electrodes.
- According to still further embodiments of the present invention, the single layer comprises at least one polymer with variable conductivity and doped with a charged species or electrolyte clusters.
- In accordance with embodiments of the present invention, each of the first and second electrically conductive electrodes comprises at least one electrically conductive material selected from the group consisting of metals, metal alloys, metal nitrides, oxides, sulfides, carbon, and polymers; and according to particular embodiments of the invention, each of the first and second electrically conductive electrodes comprises at least one material selected from the group consisting of aluminum (Al), silver (Ag), copper (Cu), titanium (Ti), tungsten (W), their alloys and nitrides, amorphous carbon, transparent oxides, including indium-tin-oxide (ITO), transparent sulfides, and conductive organic polymers, each of the first and second electrically conductive electrodes being from about 1000 to about 8,000 Å thick, preferably about 3,000 to about 5,000 Å thick.
- According to embodiments of the present invention, the at least one active layer comprises at least one material with a relatively lower intrinsic electrical conductivity when free of a charged species, and a relatively higher electrical conductivity when doped with a charged species. A suitable material for the active layer includes at least one polymer with variable electrical conductivity, which one or more polymers with variable electrical conductivity further include a plurality of channels or pores extending therethrough for facilitating movement of charged species therein.
- Examples of polymers with variable electrical conductivity include polyacetylene polymers. Suitable polyacetylene polymers include those selected from the group consisting of polydiphenylacetylene, poly(tbutyl)diphenylacetylene, poly(trifluoromethyl)diphenylacetylene, polybistrifluoromethyl)acetylene, polybis(t-butyldiphenyl)acetylene, poly(trimethylsilyl) diphenylacetylene, poly(carbazole)diphenylacetylene, polydiacetylene, polyphenylacetylene, polypyridineacetylene, polymethoxyphenylacetylene, polymethylphenylacetylene, poly(t-butyl)phenylacetylene, polynitrophenylacetylene, poly(trifluoromethyl) phenylacetylene, poly(trimethylsilyl)pheylacetylene, and derivatives of the foregoing containing ion trapping molecular groups selected from the group consisting of crown ethers, cyclic analogues of crown ethers, carboxyls, diimines, sulfonics, phosphonics and carbodithioics.
- Other suitable polymers include those selected from the group consisting of polyaniline, polythiophene, polypyrrole, polysilane, polystyrene, polyfuran, polyindole, polyazulene, polyphenylene, polypyridine, polybipyridine, polyphthalocyanine, poly(ethylenedioxythiophene) and derivatives of the foregoing with ion trapping molecular groups selected from the group consisting of crown ethers, cyclic analogues of crown ethers, carboxyls, diimines, sulfonics, phosphonics and carbodithioics.
- Preferred polymers are those with high thermal stability, e.g., thermally stabile at about 400° C. and higher.
- It is also desirable to use a composite material comprised of a porous dielectric containing at least one polymer with variable conductivity. Examples of usable porous dielectric materials include those selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO2), aluminum oxide (Al2O3), copper oxide (Cu2O), titanium dioxide (TiO2), boron nitride (BN), vanadium oxide (V2O3), carbon tri-nitride (CN3), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr)TiO3).
- The at least one active layer is from about 50 to about 3,000 Å thick, preferably about 500 to about 700 Å thick.
- In accordance with embodiments of the present invention, the at least one passive layer comprises at least one super-ionic conductor material or intercalation compound, wherein the at least one super-ionic conductor material or intercalation compound reversibly donates and accepts charged species; e.g., ions or a combination of ions and electrons, the ions selected from the group consisting of silver (Ag), copper (Cu), gold (Au), lithium (Li), sodium (Na), potassium (K), zinc (Zn), magnesium (Mg), other metal or metal-containing ions, hydrogen (H), oxygen (0), fluorine (F), and other halogen-containing ions; and the at least one super-ionic conductor material or intercalation compound is selected from the group consisting of AgI, AgBr, Ag2S, Ag2Se, Ag2-xTe, RbAg4I5, CuI, CuBr, Cu2-xS, Cu2-xSe, Cu2-xTe, AgxCu2-xS, Cu3HgI4, Cu3HgI4, AuI, Au2S, Au2Se, Au2S3, NaxCuySe2, Li3N, LiNiO2, LixTiS2, LixMoSe2, LixTaS2, LixVSe2, LixHfSe2, LixWO3, CuxWO3, NaxWO3, HxWO3, HxPd, Na—Al2O3, (AgI)x(Ag2OnB2O3)1-x, Ag2CdI4, CuxPb1-xBr2-x, Li3M2(PO4)3— where M=Fe, Sc, or Cr, K3Nb3B2O12, K1-xTi1-xNbxOPO4, SrZr1-xYbxO3, Sr1-x/2Ti1-x, NbxO3-, —Mg3Bi2, Cs5H3(SO4)x-H2O, M3H(XO4)2— where M=Rb, Cs, or NH4 and X=Se or S, NaZr2(PO4)3, Na4.5FeP2O8(OF)1-x, ZrO2-x, CeO2-x, CaF2, and BaF2. The passive layer is from about 20 to about 300 Å thick, preferably about 100 to about 150 Å thick.
- According to embodiments of the present invention, the at least one barrier layer comprises at least one material selected from the group consisting of at least one material selected from the group consisting of SiOx, AlOx, NbOx, TiOx, CrOx, VOx, TaOx, CuOx, MgOx, WOx, AlNx, Al, Pt, Nb, Be, Zn, Ti, W, Fe, Ni, and Pd. The barrier layer is from about 20 to about 300 Å thick, preferably about 50 Å thick.
- Additional advantages and aspects of the present invention will become readily apparent to those skilled in the art from the following description, wherein embodiments of the present invention are shown and described, simply by way of illustration of the best mode contemplated for practicing the present invention. As will be described, the present invention is capable of other and different embodiments, and its several details are susceptible of modification in various obvious respects, all without departing from the spirit of the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as limitative.
- The following detailed description of the embodiments of the present invention can best be understood when read in conjunction with the following drawings, in which similar reference numerals are employed throughout to designate similar features, and in which the various features are not necessarily drawn to scale but rather are drawn as to best illustrate the pertinent features, wherein:
- FIGS.1(A)-1(B), show, in schematic, partially cut-away perspective view, an example of a two-
layer memory device 10 according to the invention for illustrating the principle of conductivity modulation; - FIG. 2 is a current (I)-voltage (V) plot for illustrating operation of memory devices according to the invention;
- FIG. 3 is a plot of voltage (V) and current (I) vs. time (in nsec.) during switching of memory devices according to the invention from a high resistance “off” state (corresponding to a logical 0) to a low resistance “on” state (corresponding to a logical 1); and
- FIGS.4-11 illustrate in simplified, schematic cross-sectional view, various memory device constructions according to the invention, each comprising a layer stack between a pair of vertically spaced apart first and second electrodes.
- The present invention is based upon the discovery by the inventor that: (1) polymeric materials exist, or can be prepared, which can be made to exhibit reversible change, i.e., modulation, of their electrical conductivity upon application and subsequent removal of an electrical field; and (2) useful devices, in particular memory devices, can be fabricated wherein the phenomenon of reversible conductivity change or modulation exhibited by such polymeric materials forms the basis for operation of the devices.
- Specifically, there exists polymers with relatively low intrinsic electrical conductivity, which are potentially useful as an active layer of a memory device, which materials can be formed into layers exhibiting a substantial increase in conductivity (i.e., conductivity modulation) when doped with charged species of various types, for example ions or a combination of ions and electrons, which are introduced thereinto under the influence of an applied electrical field of a first polarity, and which layers reversibly exhibit a substantial decrease in electrical conductivity when the charged species are caused to be at least partially withdrawn therefrom by application of an electrical field of a second, opposite polarity. Thus, active layers according to the present invention are susceptible to conductivity modulation by means of reversible doping/withdrawal of charged species, e.g., ions or a combination of ions and electrons, under the influence of applied electric fields of appropriate polarity.
- Examples of polymers with variable electrical conductivity include polyacetylene polymers characterized by conjugated unsaturated bonds which facilitate electron movement. Suitable polyacetylene polymers include those selected from the group consisting of polydiphenylacetylene, poly(t-butyl)diphenylacetylene, poly(trifluoromethyl)diphenylacetylene, polybis(trifluoromethyl)acetylene, polybis(t-butyldiphenyl)acetylene, poly(trimethylsilyl) diphenylacetylene, poly(carbazole)diphenylacetylene, polydiacetylene, polyphenylacetylene, polypyridineacetylene, polymethoxyphenylacetylene, polymethylphenylacetylene, poly(t-butyl)phenylacetylene, polynitrophenylacetylene, poly(trifluoromethyl) phenylacetylene, poly(trimethylsilyl)pheylacetylene, and derivatives of the foregoing with ion trapping molecular groups selected from the group consisting of crown ethers, cyclic analogues of crown ethers, carboxyls, diimines, sulfonics, phosphonics and carbodithioics.
- Other suitable polymers include those selected from the group consisting of polyaniline, polythiophene, polypyrrole, polysilane, polystyrene, polyfuran, polyindole, polyazulene, polyphenylene, polypyridine, polybipyridine, polyphthalocyanine, poly(ethylenedioxythiophene) and derivatives of the foregoing with ion trapping molecular groups selected from the group consisting of crown ethers, cyclic analogues of crown ethers, carboxyls, diimines, sulfonics, phosphonics and carbodithioics.
- Preferred polymers are those with high thermal stability, e.g., thermally stabile at about 400° C. and higher.
- It is also desirable to use a composite material comprising a porous dielectric containing one or more polymers with variable conductivity. Examples of porous dielectric materials include those selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO2), aluminum oxide (Al2O3), copper oxide (Cu2O), titanium dioxide (TiO2), boron nitride (BN), vanadium oxide (V2O3), carbon tri-nitride (CN3), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr)TiO3).
- The at least one active layer is from about 50 to about 3,000 Å thick, preferably about 500 to about 700 Å thick.
- A key feature of the present invention is the presence of an additional layer of material, termed a passive layer, for reversibly functioning as a source of the charged species, e.g., ions or ions+electrons, which are introduced (injected) into the active layer during application of the first polarity electrical field and as an acceptor (sink) of the charged species which are removed (withdrawn) from the active layer during application of the second, opposite polarity electrical field. According to the invention, reversible charged species donor/acceptor materials suitable for use as the passive layer include, for example, compounds with mobile ions, including super-ionic conductors and intercalation compounds, e.g., AgI, AgBr, Ag2S, Ag2Se, Ag2-xTe, RbAg4I5, CuI, CuBr, Cu2-xS, Cu2-xSe, Cu2-xTe, AgxCu2-xS, Cu3HgI4, Cu3HgI4, AuI, Au2S, Au2Se, Au2S3, NaxCuySe2, Li3N, LiNiO2, LiTiS2, LixMoSe2, LixTaS2, LixVSe2, LixHfSe2, LixWO3, CuxWO3, NaxWO3, HxWO3, HxPd, Na—Al2O3, (AgI)x(Ag2OnB2O3)1-x, Ag2CdI4, CuxPb1-xBr2-x, Li3M2(PO4)3— where M=Fe, Sc, or Cr, K3Nb3B2O12, K1-xTi1-xNbxOPO4, SrZr1-xYbxO3, Sr1-x/2Ti1-x, NbxO3-, —Mg3Bi2, Cs5H3(SO4)x-H2O, M3H(XO4)2— where M=Rb, Cs, or NH4 and X=Se or S, NaZr2(PO4)3, Na4.5FeP2O8(OF)1-x, ZrO2-x, CeO2-x, CaF2, and BaF2, which materials reversibly donate/accept silver (Ag), copper (Cu), gold (Au), lithium (Li), sodium (Na), potassium (K), zinc (Zn), magnesium (Mg), other metal or metal-containing ions, hydrogen (H), oxygen (O), fluorine (F), and other halogen-containing ions.
- In certain embodiments of the memory device fabricated according to the invention present invention, the at least one active layer and the at least one passive layer are each comprised of the same material, whereby the stack effectively comprises a single layer. The single layer comprises a composite material comprising a porous dielectric containing at least one polymer with variable conductivity. The porous dielectric is selected from the group consisting of Si, amorphous Si, silicon dioxide (SiO2), aluminum oxide (Al2O3), copper oxide (Cu2O), titanium dioxide (TiO2), boron nitride (BN), vanadium oxide (V2O3), carbon tri-nitride (CN3), and ferroelectric materials, including barium-strontium titanate ((Ba,Sr) TiO3). The single layer stack may further comprise a barrier layer positioned within the stack interior and comprised of a material which impedes spontaneous movement of the charged species when an electrical potential difference is not applied between said first and said second electrodes.
- In certain embodiments of the memory device fabricated according to the invention present invention, the stack effectively comprises a single layer containing at least one polymer with variable conductivity and which is doped with a charged species or electrolyte clusters.
- Materials usable as the passive layer are characterized by the ease, i.e. rapidity, with which they donate and accept charged species, e.g., ions or ions+electrons, under the influence of a relatively weak electric field, i.e., within the range of electric fields used in typical semiconductor devices such as flash memories. Thus, application of a first polarity electric field to a layer stack comprised of at least one active layer and at least one passive layer will draw charged species such as ions or ions+electrons, from the latter into the former, and application of a second, opposite polarity electric field will “pull” at least some of the ions or ions+electrons out of the former layer and return them to the latter layer. Further, the donation and acceptance of the charged species is reversible and can be modulated for extremely long time periods and for millions of cycles.
- According to the invention, the performance of memory cells or devices is a function of the conductivity modulation characteristics of the polymeric material of the active layer. Thus, the ease with which charged species such as ions are reversibly donated to the active layer (i.e., doped therein) and withdrawn therefrom determines the ease with which “programming” and “erasing” of the memory device occurs. Since this feature necessitates facile movement of the charged species, e.g., ions or ions+electrons, into and out from the active layer, the ions or ions+electrons will travel freely in the polymeric material, and thus have a tendency to return to their initial state or location under the influence of internal electrical fields (as during absence of the externally applied electrical field). Therefore, according to the invention, in order to improve the data retention characteristics of the memory devices, the interval during which relaxation occurs is controlled, i.e., the interval when the previously injected mobile ions or ions+electrons are partially displaced or move out of the active layer and return to the passive layer and the conductivity therefore decreases, is controlled. Such control may, for example, be achieved by providing at least one barrier layer for impeding motion of the charged species in the absence of an applied electrical field. Therefore, for a material to be useful as a barrier layer, it must have the property of not permitting easy travel therethrough of charged species such as ions or ions+electrons, or a property of not attracting, or even repelling, ions or ions+electrons. Thus, the barrier layer limits spontaneous movement of the charged species (i.e., movement in the absence of an externally applied electric field) between the active layer and the passive layer, thereby increasing the data retention time of the memory device. Suitable materials for use as the barrier layer according to the invention include of SiOx, AlOx, NbOx, TiOx, CrOx, VOx, TaOx, CuOx, MgOx, WOx, AlNx, Al, Pt, Nb, Be, Zn, Ti, W, Fe, Ni, and Pd.
- According to the invention, a layer stack is formed which comprises at least one active layer and at least one passive layer, and optionally including at least one barrier layer. The layer stack is sandwiched between a pair of electrically conductive electrodes which serve as electrical connections for supplying the requisite externally applied electrical fields. Suitable electrically conductive materials for use as electrodes include metals, metal alloys, metal nitrides, oxides, sulfides, carbon, and polymers, including for example: aluminum (Al), silver (Ag), copper (Cu), titanium (Ti), tungsten (W), their alloys and nitrides, amorphous carbon, transparent oxides, including indium-tin-oxide (ITO), transparent sulfides, and organic polymers. The work functions of the particular materials utilized for the electrodes determines the ease with which electrons and/or holes are injected into the device under the influence of the applied electric field, and in turn, affects the memory function of the device, i.e., the speed at which the device can be programmed, read, and erased, as well as the amount of electrical power required to perform these functions. In addition, one of the electrodes may, in some instances, serve as a reactant material for forming the passive layer of the device.
- Referring now to FIGS.1(A)-1(B), shown therein, in schematic, partially cut-away perspective view, is an example of a two-
layer memory device 10 according to the invention for illustrating the principle of conductivity modulation. As illustrated,memory device 10 comprises anupper electrode 1 and alower electrode 2 with a layer stack interposed therebetween, comprised of an upper, active layer 3 (bounded on opposite vertically extending sides by encapsulation layer 9) in contact withupper electrode 1 and a lower,passive layer 5 in contact withlower electrode 2.Passive layer 5 is a source (i.e., donor) and acceptor of a charged species, illustratively positively charged ions 6 (typically metal ions) andactive layer 3 is a poorly electrically conducting material (e.g., an insulator) including a plurality of micro-channels orpores 7 extending generally vertically betweenpassive layer 5 andupper electrode 1 for facilitating injection and transport ofions 6 in theactive layer 3. Thus, FIG. 1(A) illustrates the condition ofmemory device 10 when in the high resistance, low conductivity “off” state, i.e., no applied electric field, withions 6 essentially confined topassive layer 5 and the micro-channels orpores 7 substantially devoid ofions 6; whereas FIG. 1(B) illustrates the condition ofmemory device 10 when in the low resistance, high conductivity “on” state, i.e., after application of an electric field of polarity and strength sufficient to causeions 6 from thepassive layer 5 to be injected (donated) into the micro-channels orpores 7 of theactive layer 3 to form electrically conductive “nano-wires” 8. (In this regard, it should be noted that someions 6 may be present within micro-channels orpores 7 whendevice 10 is in the “off” state; however, the amount of ions is insufficient to establish electrically conductive “nano-wires” 8). - Adverting to FIG. 2, shown therein is a current (I)-voltage (V) plot for illustrating operation of memory devices according to the invention. Starting at the origin of the plot (i.e., V and I=0), the voltage (V) applied to a device in the “off” (insulating, high resistance, or low conductivity) state is initially increased along
curve 1. When the applied voltage reaches the programming threshold voltage VT, typically in the range 0.5-4 V, the device quickly switches from the high resistance “off” state alongcurve 2. During programming, ions from the passive layer are mobilized by the applied electric field, injected into the active layer, and arranged into conductive micro-channels (as shown in FIG. 1(B)). The sharp decrease in resistance corresponds to the point at which formation of the electrically conductive micro-channels is complete, thereby providing a low resistance. - The memory device can be read at any voltage below the threshold voltage VT, i.e., the “read region”. Thus, a low voltage may be utilized to probe the device and check its resistance, wherein a low current indicates the device is in the high resistance, “off” state, and a high current indicates the device is in the low resistance, “on” state. The “read” operation is non-destructive and does not disturb the state of the device.
- From the low resistance state, the applied voltage may be reduced towards 0 V along
curve 3. The slope of the I-V curve indicates the memory device is in the low resistance state, since the steeper the slope of the I-V curve, the lower the resistance. The difference between the “on” and “off” states is termed the “on/off ratio”, which may be as high as 9 orders of magnitude for the inventive devices, i.e., from several M to ˜100-200, but typically is ˜4-6 orders of magnitude. - With the device in the low resistance “on” state, erase may be performed by applying an increasingly negative voltage (along curve3) until the erase threshold voltage VE is reached, at which point the device rapidly switches back to the high resistance “off” state along
curve 4. Erase threshold voltages VE are typically in the same range as programming threshold voltages VT, but can be tuned depending upon the choice of materials for the active and passive layers, electrodes, and layer thicknesses. In conceptual terms, an erase operation corresponds to the removal of a minimum amount of charged species, e.g., ions from the micro-channels or pores sufficient to interrupt continuity of the conductive nano-wires. As a consequence, only a small number of ions needs to be removed from the micro-channels or pores to effectively sever the conductive wire and thereby increase the resistance. - Referring to FIG. 3, which is a plot of voltage (V) and current (I) vs. time (in nsec.) during switching of memory devices according to the invention from a high resistance “off” state (corresponding to a logical 0) to a low resistance “on” state (corresponding to a logical 1), it is evident that switching times are very fast, i.e., on the order of about 100 nsec., indicating high operational speed.
- A variety of device constructions comprising a layer stack between a pair of vertically spaced apart first and second electrodes are possible according to the invention, as illustrated in simplified, schematic cross-sectional view in FIGS.4-11, wherein each of the various constituent layers is comprised of one or more of the above-described materials indicated as suitable for use as that constituent layer.
- FIG. 4 shows a
memory device 20 according to the invention, comprising a single layer sandwiched between a pair of electrodes, e.g., a compositeactive layer 3/5 comprised of a porous dielectric containing a polymeric material, sandwiched between upper andlower electrodes - FIG. 5 shows a
memory device 30 according to the invention, comprising a layer stack sandwiched between upper andlower electrodes active layer 3 and a lower,passive layer 5; - FIG. 6 shows a
memory device 40 according to the invention, comprising a layer stack sandwiched between upper andlower electrodes active layers 3 including a first, upperactive layer 3 A and a second, loweractive layer 3 B, and a lower,passive layer 5; - FIG. 7 shows a
memory device 50 according to the invention, comprising a layer stack sandwiched between upper andlower electrodes active layer 3 and a lower,passive layer 5, with abarrier layer 4 inserted between the upper,active layer 3 and the lower,passive layer 5; - FIG. 8 shows a
memory device 60 according to the invention, comprising a layer stack sandwiched between upper andlower electrodes active layers 3 including a first, upperactive layer 3 A and a second, loweractive layer 3 B, abarrier layer 4 inserted between the first, upperactive layer 3 A and the second, loweractive layer 3 B, and a lowerpassive layer 5; - FIG. 9 shows a
memory device 70 according to the invention, comprising a layer stack sandwiched between upper andlower electrodes passive layer 5 A, a pair ofactive layers 3 including a first, upperactive layer 3 A and a second, loweractive layer 3 B, abarrier layer 4 inserted between the first, upperactive layer 3 A and the second, loweractive layer 3 B, and a second, lowerpassive layer 5 B; - FIG. 10 shows a
memory device 80 according to the invention, which is a variant of single layer embodiment of FIG. 4, with abarrier layer 4 positioned within thestack interior 3/5; and - FIG. 11 shows a
memory device 90 according to the invention, comprising a single layer sandwiched between a pair of electrodes, i.e., anactive layer 3/5 comprised of a polymeric material doped with a charged species or electrolyte clusters sandwiched between upper andlower electrodes - The thickness of each of the constituent layers of each of the embodiments illustrated in FIGS.4-11 are as follows:
- first and second electrically
conductive electrodes 1 and 2: from about 1,000 to about 8,000 Å, with 3,000 to about 5,000 Å presently preferred; -
active layer 3 oractive layers 3 A and 3 B: from about 50 to about 3,000 Å thick, with 500 to about 700 Å presently preferred; -
passive layer 5 orpassive layers 5 A and 5 B: from about 20 to about 300 Å thick, with 100 to about 150 Å presently preferred; and - barrier layer4: from about 20 to about 300 Å thick, with 50 Å presently preferred.
- Each of the constituent layers may be prepared according to conventional techniques and methodologies and, for brevity's sake, details are not provided, except as noted below and in examples 1-17 described below:
- the electrodes are formed via conventional thin film deposition techniques, e.g., thermal evaporation, sputtering, e-beam evaporation, etc.;
- the passive layer may be formed by conventional thin film deposition techniques such as thermal evaporation, CVD, spin coating, or by first depositing a layer of a metal ultimately included in the passive layer, e.g., by reacting an initially formed Cu layer with a S, Se, or Te-containing gas or liquid to form a layer of a reaction product, e.g., Cu2S or Cu2Se in contact with the Cu layer;
- porous active layers, such as porous polymeric materials, may be formed according to well-known thin film deposition techniques, such as thermal evaporation, spin coating, CVD, etc. Preferable pore sizes are 10-100 Å, with 30 Å preferred.
- According to embodiments of the present invention, the polymer(s) of the active layer(s), may first be deposited as a monomer precursor by way of chemical vapor deposition (CVD). An example of forming one active layer by said process includes: forming a polymeric film, such as a polydiphenylacetylene film, over the surface of a passive layer, from a diphenylacetylene monomer precursor. Similarly, an example of forming more than one active layer by said process includes: forming a polymeric film, such as a phthalocyanine film, on the surface of a first active layer, from a tetracyanobenzene monomer precursor.
- Ti/LixTiS2/poly(t-butyl)diphenylacetylene/Al or Ti or amorphous carbon (a-C) (as in FIG. 5)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer. The first or lower conductor may be formed from materials selected from: aluminum, silver, copper, titanium, tungsten and their alloys and nitrides, conductive oxides, and amorphous carbon (a-C). The first or lower conductor layer is about 3000 Å-8000 Å thick, with 5000 Å A presently preferred. The LixTiS2 passive layer may be deposited by chemical vapor deposition (CVD). The passive layer is about 50 Å-300 Å thick, with 100 Å presently preferred. The intercalation of lithium ions in TiS2 layer may be accomplished by means of a solution of n-butyllithium in hexane. The active layer is poly(t-butyl)diphenylacetylene, which may be deposited from solution by spin-coating. The active layer is about 300 Å-1000 Å thick, with 500 Å presently preferred. The second conductor layer is deposited on the upper surface of the poly(t-butyl)diphenylacetylene active layer, in a similar manner as first conductor. The second conductor layer is about 3000 Å-8000 Å thick, with 5000 Å presently preferred.
- Ti/Polymer electrolyte+poly(t-butyl)diphenylacetylene/a-C (as in FIG. 11)—A first or lower conductive conductor is deposited on upper surface of insulating layer. The first or lower conductor may be formed from titanium and is about 3000 Å-8000 Å thick, with 5000 Å presently preferred. The active layer is mixture of a polymer electrolyte containing poly(propylene oxide) with lithium salt (LiClO4) and poly(t-butyl)diphenylacetylene, which may be deposited from solution by spin-coating. The active layer is about 300 Å-1000 Å thick, with 500 Å presently preferred. The second conductor layer is amorphous carbon, which can be deposited on the upper surface of the PhCCPh active layer by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred.
- Ti/Cu2-xS/polydiphenylacetylene/a-C (as in FIG. 5)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer. The first or lower conductor may be formed from titanium, and is about 3000 Å-8000 Å thick, with 5000 Å presently preferred. The passive layer is Cu2-xS. The Cu2-xS passive layer is deposited on the upper surface of the first or lower conductor. The copper layer is about 100 Å-300 Å thick, with 150 Å presently preferred. This layer is deposited in a chamber with H2S gas for 15 minutes at room temperature. Cu2-xS is produced by the reaction between copper and H2S gas. The active layer is polydiphenylacetylene, which may be deposited by way of CVD. A polydiphenylacetylene film is formed on surface of Cu2-xS at 125° C. from a diphenylacetylene monomer precursor. The active layer is about 300 Å-1000 Å thick, with 500 Å presently preferred. The second conductor layer is amorphous carbon which can be deposited on the upper surface of the polydiphenylacetylene active layer, by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred.
- Ti/Ag2S/polydiphenylacetylene/a-C (as in FIG. 5)—The memory cell was made using Ag2S as the passive layer, which is deposited on the upper surface of the conductor layer. The passive layer is about 50 Å-300 Å thick, with 100 Å presently preferred. The Ag2S passive layer may be deposited by way of CVD or evaporation. The active layer is polydiphenylacetylene, which may be deposited by way of CVD.
- Ti/LixWO3/poly(t-butyl)diphenylacetylene/Al or Ti or a-C (as in FIG. 5)—The memory cell was made in the same manner as Example 1 except that a LixWO3 passive layer is deposited on the upper surface of the first or lower conductor. The LixWO3 passive layer may be deposited with the following process: The tungsten layer is deposited on the upper surface of the first or lower conductor. The tungsten layer is about 100 Å-300 Å thick, with 150 Å presently preferred. This layer was deposited in a chamber with O2 gas for 20 minutes at 250° C. After the reaction between tungsten and the oxygen gas, WO3 is produced. The intercalation of lithium ions in WO3 layer may be accomplished by means of a solution of n-butyllithium in hexane. The passive layer is about 50 Å-300 Å thick, with 100 Å presently preferred.
- Ti/W/CuxWO3/poly(t-butyl)diphenylacetylene/Al or Ti or a-C (as in FIG. 7)—The memory cell was made using CuxWO3 as the passive layer. The CuxWO3 passive layer may be deposited with the following process: The tungsten layer is deposited on upper surface of the first or lower conductor, and is about 100 Å-300 Å thick, with 150 Å presently preferred. This layer was deposited in a chamber with O2 gas for 20 minutes at 250° C. WO3 is produced by the reaction between the tungsten and oxygen. Next, CuI was deposited on the WO3 layer from solution, by spin-coating. After heating up to a 150° C. temperature, CuxWO3 is produced. Poly(t-butyl)diphenylacetylene serves as the active layer.
- Ti/W/HxWO3/polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer. The first or lower conductor may be formed from titanium and is about 3000 Å-8000 Å thick, with 5000 Å presently preferred. The WO3 passive layer may be deposited by the following process: The tungsten layer is deposited on the upper surface of the first or lower conductor, and is about 1000 Å-300 Å thick, with 150 Å presently preferred. Next, the tungsten layer was deposited in a chamber with O2 gas for 20 minutes at 250° C. The active layer is polyaniline, which may be deposited from solution by spin-coating. The active layer is about 300 Å-1000 Å thick, with 500 Å presently preferred. The second conductor layer is amorphous carbon, which can be deposited on the upper surface of the polyaniline active layer by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred. Tungsten (W) serves as the barrier layer.
- Ti/polyaniline/Pd/polyaniline/a-C or Ti or ITO (as in FIG. 10)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer. The first or lower conductor may be formed from titanium and is about 3000 Å-8000 Å thick, with 5000 Å presently preferred. The lower active layer is polyaniline, which may be deposited from solution by spin-coating and is about 300 Å-1000 Å thick, with 500 Å presently preferred. The barrier layer is palladium, which may be deposited by magnetron co-sputtering and is about 30 Å-100 Å thick with 50 Å presently preferred. The upper active layer is also polyaniline with a preferred thickness of 500 ÅA. The second conductor layer is amorphous carbon, which can be deposited on the upper surface of the second polyaniline active layer by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred.
- Ti/Cu2-xS/SiO2+polydiphenylacetylene/a-C or ITO (as in FIG. 5)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer. The first or lower conductor may be formed from titanium and is about 3000 Å-8000 Å thick, with 5000 Å presently preferred. A passive layer is Cu2-xS. The Cu2-xS passive layer may be deposited by CVD. The active layer is a composite containing porous silicon oxide (SiO2) and polydiphenylacetylene. The active layer may be deposited by using the following process: First, a film of porous silicon oxide is deposited on the upper surface of passive layer by way of CVD. Next, a film of polydiphenylacetylene is grown in the pores of the silicon oxide from a diphenylacetylene monomer precursor of at 125° C. The active layer is about 300 Å-1000 Å thick, with 500 Å presently preferred. The second conductor layer is amorphous carbon, which can be deposited on upper surface of active layer by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred.
- Ti/Cu2-xS/porous ferroelectric+polydiphenylacetylene/a-C (as in FIG. 5)—The memory cell was made in the same manner as Example 9 except that active layer is composite of polydiphenylacetylene and porous (Ba,Sr)TiO3 which can deposited by way of CVD. Cu2-xS serves as the passive layer.
- Ti/Cu2-xS/polydiphenylacetylene/polyphthalocyanine/a-C (as in FIG. 6)—A first or lower conductive conductor is deposited on an upper surface of an insulating layer. The first or lower conductor may be formed from titanium and is about 3000 Å-8000 Å thick, with 5000 Å presently preferred. The lower active layer is polydiphenylacetylene, which may be deposited by CVD. A polydiphenylacetylene film is formed on the surface of the Cu2-xS passive layer at 125° C. from a diphenylacetylene monomer precursor. The upper active layer is about 300 Å-1000 Å thick, with 500 Å presently preferred. The second active layer is polyphthalocyanine, having a preferred thickness of 150 Å. Polyphthalocyanine films are formed on surface of the polydiphenylacetylene at 125° C. from a tetracyanobenzene monomer precursor. The second conductor layer is amorphous carbon, which can be deposited on upper surface of second polyphthalocyanine active layer by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred.
- Ti/Cu2-xS/polyphthalocyanine/a-C (as in FIG. 5)—The memory cell was made using polyphthalocyanine as the active layer, which may be deposited by CVD. A polyphthalocyanine film may be formed on the surface of the Cu2-xS passive layer at 125° C., from a monomer of tetracyanobenzene. The active layer is about 500 Å-3000 Å thick, with 700 Å presently preferred. The second conductor layer is amorphous carbon, which can be deposited on the upper surface of the active layer by magnetron co-sputtering. The second conductor layer is about 1000 Å-5000 Å thick, with 3000 Å presently preferred.
- Ti/W/HxWO3/SiO2+polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—This cell was fabricated in a similar manner as Example 7, except that the active layer is a composite of containing porous silicon oxide (SiO2) and polyaniline.
- Ti/W/HxPd/SiO2+polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—This cell was fabricated in a similar manner as Example 13, except that the passive layer is palladium, which is deposited by way of CVD or evaporation.
- Ti/Cu2-xS/Cu2O+polydiphenylacetylene/a-C or ITO (as in FIG. 5)—This cell was fabricated in a similar manner as Example 9, except that the active layer is a composite of containing porous copper oxide (Cu2O) and polydiphenylacetylene.
- Ti/W/HxWO3/Porous ferroelectric+polyaniline/Al or Ti or a-C or ITO (as in FIG. 7)—This cell was fabricated in a similar manner as Example 13, except that the active layer is a composite of containing polyaniline and porous (Ba,Sr)TiO3 which can deposited by way of CVD.
- Ti/SiO2+polyaniline/Pd/SiO2+polyaniline/a-C or TI or ITO (as in FIG. 11)—This cell was fabricated in a similar manner as Example 8, except that each active layer is a composite containing porous silicon oxide (SiO2) and polyaniline. The active layer is about 50 Å-500 Å thick, with 100 Å presently preferred.
- Ti/LixWO3/poly(ethylenedioxythiophene)+poly(styrene sulfonic acid)/Al or Ti or a-C or ITO (as in FIG. 7). This cell was fabricated in a similar manner as Example 5, except that each active layer is a composite containing poly(ethylenedioxythiophene) and poly(styrene sulfonic acid).
- The above-described illustrative, but non-limitative examples of memory devices or cells fabricated according to the inventive concept and methodology reflect the extreme flexibility and versatility with regard to device structures and materials selection afforded by the present invention. Inasmuch as the read, write, and erase characteristics of the inventive devices are readily amenable to variation by means of appropriate selection of materials and layer thicknesses, the inventive devices are well suited for use in a variety of applications currently employing conventional semiconductor-based memory devices. Moreover, the inventive memory devices are readily fabricated in cost-effective manner utilizing conventional manufacturing technologies.
- In the previous description, numerous specific details are set forth, such as specific materials, structures, reactants, processes, etc., in order to provide a better understanding of the present invention. However, the present invention can be practiced without resorting to the details specifically set forth. In other instances, well-known processing materials, structures, and techniques have not been described in detail in order not to unnecessarily obscure the present invention.
- Only the preferred embodiments of the present invention and but a few examples of its versatility are shown and described in the present invention. It is to be understood that the present invention is capable of use in various other embodiments and is susceptible of changes and/or modifications within the scope of the inventive concept as expressed herein.
Claims (34)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/304,863 US6806526B2 (en) | 2001-08-13 | 2002-11-27 | Memory device |
US10/413,841 US6838720B2 (en) | 2001-08-13 | 2003-04-15 | Memory device with active passive layers |
US10/413,829 US6768157B2 (en) | 2001-08-13 | 2003-04-15 | Memory device |
US10/413,818 US6858481B2 (en) | 2001-08-13 | 2003-04-15 | Memory device with active and passive layers |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/RU2001/000334 WO2003017282A1 (en) | 2001-08-13 | 2001-08-13 | Memory cell |
US10/238,880 US6815286B2 (en) | 2001-08-13 | 2002-09-11 | Memory device |
US10/304,863 US6806526B2 (en) | 2001-08-13 | 2002-11-27 | Memory device |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/RU2001/000334 Continuation-In-Part WO2003017282A1 (en) | 2001-08-13 | 2001-08-13 | Memory cell |
US10/238,880 Continuation-In-Part US6815286B2 (en) | 2001-08-13 | 2002-09-11 | Memory device |
Related Child Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/238,880 Continuation-In-Part US6815286B2 (en) | 2001-08-13 | 2002-09-11 | Memory device |
US10/413,818 Continuation-In-Part US6858481B2 (en) | 2001-08-13 | 2003-04-15 | Memory device with active and passive layers |
US10/413,841 Continuation-In-Part US6838720B2 (en) | 2001-08-13 | 2003-04-15 | Memory device with active passive layers |
US10/413,829 Continuation US6768157B2 (en) | 2001-08-13 | 2003-04-15 | Memory device |
Publications (3)
Publication Number | Publication Date |
---|---|
US20030155602A1 true US20030155602A1 (en) | 2003-08-21 |
US20040026729A9 US20040026729A9 (en) | 2004-02-12 |
US6806526B2 US6806526B2 (en) | 2004-10-19 |
Family
ID=46281638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/304,863 Expired - Lifetime US6806526B2 (en) | 2001-08-13 | 2002-11-27 | Memory device |
Country Status (1)
Country | Link |
---|---|
US (1) | US6806526B2 (en) |
Cited By (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6746971B1 (en) * | 2002-12-05 | 2004-06-08 | Advanced Micro Devices, Inc. | Method of forming copper sulfide for memory cell |
US20040159835A1 (en) * | 2001-08-13 | 2004-08-19 | Krieger Juri Heinrich | Memory device |
US20040214351A1 (en) * | 2003-04-23 | 2004-10-28 | Micron Technology, Inc. | Polymer-based ferroelectric memory |
US20040245517A1 (en) * | 2003-06-03 | 2004-12-09 | Campbell Kristy A. | Diode/superionic conductor/polymer memory structure |
WO2005024839A1 (en) * | 2003-09-11 | 2005-03-17 | Infineon Technologies Ag | Storage location having an ionic conduction storage mechanism and method for the production thereof |
US20050058009A1 (en) * | 2003-09-03 | 2005-03-17 | Yang Yang | Memory devices based on electric field programmable films |
US20050202620A1 (en) * | 2004-03-10 | 2005-09-15 | Campbell Kristy A. | Method to manufacture polymer memory with copper ion switching species |
WO2005089288A2 (en) * | 2004-03-15 | 2005-09-29 | Fuji Electric Holdings Co., Ltd. | Driver and drive method for organic bistable electrical device and organic led display |
US20050212022A1 (en) * | 2004-03-24 | 2005-09-29 | Greer Edward C | Memory cell having an electric field programmable storage element, and method of operating same |
US20050270442A1 (en) * | 2004-05-20 | 2005-12-08 | Yang Yang | Nanoparticle-polymer bistable devices |
US20060011942A1 (en) * | 2004-07-15 | 2006-01-19 | Kim Hyun T | 2-Terminal semiconductor device using abrupt metal-insulator transition semiconductor material |
US20060038982A1 (en) * | 2004-08-17 | 2006-02-23 | Spansion, Llc | Systems and methods for adjusting programming thresholds of polymer memory cells |
US20060131560A1 (en) * | 2003-02-03 | 2006-06-22 | The Regents Of The University Of California | Rewritable nano-surface organic electrical bistable devices |
WO2006086248A1 (en) * | 2005-02-07 | 2006-08-17 | Spansion Llc | Memory device including barrier layer for improved switching speed and data retention |
US20060214304A1 (en) * | 2005-03-25 | 2006-09-28 | Zhida Lan | Memory device with improved data retention |
US20060263634A1 (en) * | 2005-05-20 | 2006-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof and method for writing memory element |
US20060261331A1 (en) * | 2005-05-20 | 2006-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
WO2007005872A1 (en) * | 2005-07-05 | 2007-01-11 | Spansion Llc | Resitive memory device with improved data retention |
WO2007005871A2 (en) * | 2005-07-01 | 2007-01-11 | Spansion Llc | Stackable memory device and organic transistor structure |
US20070009821A1 (en) * | 2005-07-08 | 2007-01-11 | Charlotte Cutler | Devices containing multi-bit data |
US20070126001A1 (en) * | 2005-12-05 | 2007-06-07 | Sung-Yool Choi | Organic semiconductor device and method of fabricating the same |
US20070164272A1 (en) * | 2003-12-03 | 2007-07-19 | Yang Yang | Three-terminal electrical bistable devices |
KR100744959B1 (en) | 2005-12-05 | 2007-08-02 | 한국전자통신연구원 | Organic Semiconductor Devices and Fabrication Methods of the same |
US20070215977A1 (en) * | 2006-03-10 | 2007-09-20 | Samsung Electronics Co., Ltd. | Resistance random access memory device and a method of manufacturing the same |
US20070230235A1 (en) * | 2004-11-26 | 2007-10-04 | C/O Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device |
US20070281150A1 (en) * | 2004-05-17 | 2007-12-06 | The Regents Of The University Of California | Bistable Nanoparticle-Polymer Composite for Use in Memory Devices |
US7307321B1 (en) * | 2005-03-25 | 2007-12-11 | Spansion Llc | Memory device with improved data retention |
US20080017849A1 (en) * | 2006-03-10 | 2008-01-24 | Semiconductor Energy Laboratory Co., Ltd. | Memory element and semiconductor device |
US20080089113A1 (en) * | 2004-10-28 | 2008-04-17 | The Regents Of The University Of California | Organic-Complex Thin Film For Nonvolatile Memory Applications |
WO2008054572A1 (en) * | 2006-10-31 | 2008-05-08 | Spansion Llc | Method of selecting operating characteristics of a resistive memory device |
US7374654B1 (en) * | 2004-11-01 | 2008-05-20 | Spansion Llc | Method of making an organic memory cell |
EP1946374A1 (en) * | 2005-11-09 | 2008-07-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20080210932A1 (en) * | 2005-03-25 | 2008-09-04 | Semiconductor Energy | Memory Element, Memory Device, and Semiconductor Device |
US20090140231A1 (en) * | 2005-04-27 | 2009-06-04 | Semiconductor Energy Labortory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20100099247A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials Inc. | Flash memory with treated charge trap layer |
US20100155722A1 (en) * | 2008-12-19 | 2010-06-24 | Unity Semiconductor Corporation | Memory device with band gap control |
JP2010157769A (en) * | 2003-10-01 | 2010-07-15 | Spansion Llc | Method of processing organic memory device |
US20100270609A1 (en) * | 2009-04-22 | 2010-10-28 | Applied Materials, Inc. | Modification of charge trap silicon nitride with oxygen plasma |
WO2010142762A1 (en) * | 2009-06-11 | 2010-12-16 | Thales | Ferroelectric device with adjustable resistance |
US7876596B2 (en) | 2004-11-08 | 2011-01-25 | Waseda University | Memory element and method for manufacturing same |
JP2011101025A (en) * | 2005-02-28 | 2011-05-19 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
US20110189819A1 (en) * | 2007-07-20 | 2011-08-04 | Macronix International Co., Ltd. | Resistive Memory Structure with Buffer Layer |
FR2957925A1 (en) * | 2010-03-29 | 2011-09-30 | Centre Nat Rech Scient | SINGLE-PIECE ORGANOMETALLIC POLYMERS AND PROCESS FOR SYNTHESIS |
KR101078150B1 (en) * | 2005-03-17 | 2011-10-28 | 삼성전자주식회사 | Nonvolatile Nano-channel Memory Device using Orgnic-Inorganic Complex Mesoporous Material |
KR101106402B1 (en) * | 2004-01-29 | 2012-01-17 | 소니 주식회사 | Memory device |
KR101265885B1 (en) | 2005-06-02 | 2013-05-20 | 소니 주식회사 | Storage device and semiconductor apparatus |
CN104518083A (en) * | 2013-09-26 | 2015-04-15 | 中国科学院宁波材料技术与工程研究所 | Memory cell of resistive random access memory and preparation method thereof |
US20170148982A1 (en) * | 2014-06-26 | 2017-05-25 | Intel Corporation | Oxide-based three-terminal resistive switching logic devices |
CN106981568A (en) * | 2017-03-30 | 2017-07-25 | 南京邮电大学 | A kind of flexible memristor with biological synapse analog functuion and preparation method thereof |
CN109755385A (en) * | 2019-01-03 | 2019-05-14 | 华东师范大学 | Artificial synapse device and preparation method and application based on functional poly thiophene-based |
US10700093B1 (en) | 2018-12-20 | 2020-06-30 | Sandisk Technologies Llc | Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same |
WO2020159214A1 (en) * | 2019-01-29 | 2020-08-06 | 한양대학교 산학협력단 | Selector device comprising polycrystalline metal oxide layer and cross-point memory comprising same |
US11107516B1 (en) | 2020-02-24 | 2021-08-31 | Sandisk Technologies Llc | Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same |
US11177284B2 (en) | 2018-12-20 | 2021-11-16 | Sandisk Technologies Llc | Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same |
CN113675291A (en) * | 2021-08-20 | 2021-11-19 | 电子科技大学 | Double-layer silicon-based photoelectric synapse device based on Schottky contact and preparation method |
US11222920B2 (en) | 2020-02-04 | 2022-01-11 | Western Digital Technologies, Inc. | Magnetic device including multiferroic regions and methods of forming the same |
US11264562B1 (en) | 2020-08-27 | 2022-03-01 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
US11276446B1 (en) | 2020-08-27 | 2022-03-15 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6873540B2 (en) * | 2001-05-07 | 2005-03-29 | Advanced Micro Devices, Inc. | Molecular memory cell |
KR100615586B1 (en) * | 2003-07-23 | 2006-08-25 | 삼성전자주식회사 | Phase change memory device including localized phase transition area in porous dielectric layer and method of forming the same |
US7035140B2 (en) * | 2004-01-16 | 2006-04-25 | Hewlett-Packard Development Company, L.P. | Organic-polymer memory element |
JP2005244031A (en) * | 2004-02-27 | 2005-09-08 | Nec Electronics Corp | Semiconductor device and its manufacturing method |
US7205595B2 (en) * | 2004-03-31 | 2007-04-17 | Intel Corporation | Polymer memory device with electron traps |
US7499309B1 (en) * | 2004-04-02 | 2009-03-03 | Spansion Llc | Using organic semiconductor memory in conjunction with a MEMS actuator for an ultra high density memory |
DE102004031135A1 (en) * | 2004-06-28 | 2006-01-19 | Infineon Technologies Ag | Resistive semiconductor element based on a solid-state ion conductor |
US7157732B2 (en) * | 2004-07-01 | 2007-01-02 | Spansion Llc | Switchable memory diode-a new memory device |
US7141482B1 (en) * | 2004-11-02 | 2006-11-28 | Spansion Llc | Method of making a memory cell |
US7232765B1 (en) | 2004-11-12 | 2007-06-19 | Spansion Llc | Utilization of a Ta-containing cap over copper to facilitate concurrent formation of copper vias and memory element structures |
US8274073B2 (en) * | 2005-03-11 | 2012-09-25 | Spansion Llc | Memory device with improved switching speed and data retention |
US8098521B2 (en) * | 2005-03-31 | 2012-01-17 | Spansion Llc | Method of providing an erase activation energy of a memory device |
KR100654361B1 (en) | 2005-09-15 | 2006-12-08 | 한양대학교 산학협력단 | Nonvolatile polymer bistability memory devices utilizing nano particles embedded in polymer thin films and manufacturing method thereof |
TWI304213B (en) * | 2006-01-11 | 2008-12-11 | Ind Tech Res Inst | Organic memory device and method of fabricating the same |
WO2008047586A1 (en) * | 2006-09-26 | 2008-04-24 | Canon Kabushiki Kaisha | Device |
CN101174672A (en) * | 2006-10-04 | 2008-05-07 | 旺宏电子股份有限公司 | Storage cell and its manufacturing process |
US10134985B2 (en) * | 2006-10-20 | 2018-11-20 | The Regents Of The University Of Michigan | Non-volatile solid state resistive switching devices |
US7902086B2 (en) * | 2006-12-08 | 2011-03-08 | Spansion Llc | Prevention of oxidation of carrier ions to improve memory retention properties of polymer memory cell |
US7449742B2 (en) * | 2006-12-20 | 2008-11-11 | Spansion Llc | Memory device with active layer of dendrimeric material |
US7800094B2 (en) | 2007-06-11 | 2010-09-21 | Macronix International Co., Ltd. | Resistance memory with tungsten compound and manufacturing |
JP4482039B2 (en) * | 2008-01-11 | 2010-06-16 | 株式会社東芝 | Resistance change memory |
US8009468B2 (en) * | 2008-07-03 | 2011-08-30 | Qimonda Ag | Method for fabricating an integrated circuit including memory element with spatially stable material |
EP2351083B1 (en) | 2008-10-20 | 2016-09-28 | The Regents of the University of Michigan | A silicon based nanoscale crossbar memory |
US20100140578A1 (en) * | 2008-12-05 | 2010-06-10 | Seagate Technology Llc | Non volatile memory cells including a composite solid electrolyte layer |
US8374018B2 (en) | 2010-07-09 | 2013-02-12 | Crossbar, Inc. | Resistive memory using SiGe material |
US8168506B2 (en) | 2010-07-13 | 2012-05-01 | Crossbar, Inc. | On/off ratio for non-volatile memory device and method |
US8492195B2 (en) | 2010-08-23 | 2013-07-23 | Crossbar, Inc. | Method for forming stackable non-volatile resistive switching memory devices |
US8815696B1 (en) | 2010-12-31 | 2014-08-26 | Crossbar, Inc. | Disturb-resistant non-volatile memory device using via-fill and etchback technique |
US8674724B2 (en) | 2011-07-29 | 2014-03-18 | Crossbar, Inc. | Field programmable gate array utilizing two-terminal non-volatile memory |
US10056907B1 (en) | 2011-07-29 | 2018-08-21 | Crossbar, Inc. | Field programmable gate array utilizing two-terminal non-volatile memory |
US9729155B2 (en) | 2011-07-29 | 2017-08-08 | Crossbar, Inc. | Field programmable gate array utilizing two-terminal non-volatile memory |
US8658476B1 (en) | 2012-04-20 | 2014-02-25 | Crossbar, Inc. | Low temperature P+ polycrystalline silicon material for non-volatile memory device |
US8796658B1 (en) | 2012-05-07 | 2014-08-05 | Crossbar, Inc. | Filamentary based non-volatile resistive memory device and method |
US9112145B1 (en) | 2013-01-31 | 2015-08-18 | Crossbar, Inc. | Rectified switching of two-terminal memory via real time filament formation |
US9324942B1 (en) | 2013-01-31 | 2016-04-26 | Crossbar, Inc. | Resistive memory cell with solid state diode |
US8934280B1 (en) | 2013-02-06 | 2015-01-13 | Crossbar, Inc. | Capacitive discharge programming for two-terminal memory cells |
JP6151650B2 (en) * | 2014-01-17 | 2017-06-21 | ソニーセミコンダクタソリューションズ株式会社 | Storage device |
US10492813B2 (en) * | 2015-06-15 | 2019-12-03 | Human Xtensions Ltd. | Adaptor or adaptor system for rendering medical devices functionally sterile |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4146876A (en) * | 1977-06-29 | 1979-03-27 | International Business Machines Corporation | Matrix addressed electrochromic display |
US5761116A (en) * | 1996-10-07 | 1998-06-02 | Advanced Micro Devices, Inc. | Vpp only scalable EEPROM memory cell having transistors with thin tunnel gate oxide |
US6055180A (en) * | 1997-06-17 | 2000-04-25 | Thin Film Electronics Asa | Electrically addressable passive device, method for electrical addressing of the same and uses of the device and the method |
US6388293B1 (en) * | 1999-10-12 | 2002-05-14 | Halo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, operating method of the same and nonvolatile memory array |
US6498583B1 (en) * | 2001-12-27 | 2002-12-24 | Chung-Shan Institute Of Science And Technology | Real time multiple simulated targets generator for mono pulse radar |
US6627944B2 (en) * | 2001-05-07 | 2003-09-30 | Advanced Micro Devices, Inc. | Floating gate memory device using composite molecular material |
Family Cites Families (96)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5012598B1 (en) | 1970-04-02 | 1975-05-13 | ||
US3810127A (en) | 1970-06-23 | 1974-05-07 | Intel Corp | Programmable circuit {13 {11 the method of programming thereof and the devices so programmed |
JPS5589980A (en) | 1978-11-27 | 1980-07-08 | Nec Corp | Semiconductor memory unit |
US4267558A (en) | 1979-01-05 | 1981-05-12 | Texas Instruments Incorporated | Electrically erasable memory with self-limiting erase |
US4371883A (en) | 1980-03-14 | 1983-02-01 | The Johns Hopkins University | Current controlled bistable electrical organic thin film switching device |
US4652894A (en) | 1980-03-14 | 1987-03-24 | The Johns Hopkins University | Electrical organic thin film switching device switching between detectably different oxidation states |
JPS5864068A (en) | 1981-10-14 | 1983-04-16 | Agency Of Ind Science & Technol | Non-volatile semiconductor memory |
US4677742A (en) | 1983-01-18 | 1987-07-07 | Energy Conversion Devices, Inc. | Electronic matrix arrays and method for making the same |
GB2160049B (en) | 1984-05-28 | 1987-06-03 | Suwa Seikosha Kk | A non-volatile memory circuit |
US5034192A (en) | 1984-11-23 | 1991-07-23 | Massachusetts Institute Of Technology | Molecule-based microelectronic devices |
US4631562A (en) | 1985-05-31 | 1986-12-23 | Rca Corporation | Zener diode structure |
DE3602887A1 (en) | 1986-01-31 | 1987-08-06 | Bayer Ag | NON-VOLATILE ELECTRONIC MEMORY |
US4727514A (en) | 1986-02-11 | 1988-02-23 | Texas Instruments Incorporated | Programmable memory with memory cells programmed by addressing |
US4834911A (en) | 1986-08-25 | 1989-05-30 | Electro-Organic Company | Intrinsically conductive and semiconductive polymers, products formed with such polymers and methods of forming same |
EP0268370B1 (en) | 1986-10-13 | 1995-06-28 | Canon Kabushiki Kaisha | Switching device |
JPH01100788A (en) | 1987-10-13 | 1989-04-19 | Hitachi Ltd | Semiconductor integrated circuit device |
JPH01103137A (en) | 1987-10-15 | 1989-04-20 | Mitsubishi Electric Corp | Motor |
US4839700A (en) | 1987-12-16 | 1989-06-13 | California Institute Of Technology | Solid-state non-volatile electronically programmable reversible variable resistance device |
US5440518A (en) | 1991-06-12 | 1995-08-08 | Hazani; Emanuel | Non-volatile memory circuits, architecture and methods |
US5136212A (en) | 1988-02-18 | 1992-08-04 | Canon Kabushiki Kaisha | Electron emitting device, electron generator employing said electron emitting device, and method for driving said generator |
US5196912A (en) | 1988-10-28 | 1993-03-23 | Casio Computer Co., Ltd. | Thin film transistor having memory function and method for using thin film transistor as memory element |
US5892244A (en) | 1989-01-10 | 1999-04-06 | Mitsubishi Denki Kabushiki Kaisha | Field effect transistor including πconjugate polymer and liquid crystal display including the field effect transistor |
JP2636035B2 (en) | 1989-02-27 | 1997-07-30 | 松下電器産業株式会社 | Ferroelectric liquid crystal composition and ferroelectric liquid crystal display |
DE69018348T2 (en) | 1989-07-25 | 1995-08-03 | Matsushita Electric Ind Co Ltd | Organic semiconductor memory device with a MISFET structure and its control method. |
US5206525A (en) | 1989-12-27 | 1993-04-27 | Nippon Petrochemicals Co., Ltd. | Electric element capable of controlling the electric conductivity of π-conjugated macromolecular materials |
US5272101A (en) | 1990-04-12 | 1993-12-21 | Actel Corporation | Electrically programmable antifuse and fabrication processes |
US5552627A (en) | 1990-04-12 | 1996-09-03 | Actel Corporation | Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayers |
US5130380A (en) | 1990-05-29 | 1992-07-14 | Carew Evan B | Conductive polymers |
JPH0770731B2 (en) | 1990-11-22 | 1995-07-31 | 松下電器産業株式会社 | Electroplastic element |
US5245543A (en) | 1990-12-21 | 1993-09-14 | Texas Instruments Incorporated | Method and apparatus for integrated circuit design |
US5296716A (en) | 1991-01-18 | 1994-03-22 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
FR2672158B1 (en) | 1991-01-24 | 1993-04-09 | Commissariat Energie Atomique | SENSOR FOR THE DETECTION OF CHEMICAL SPECIES OR PHOTONS USING A FIELD EFFECT TRANSISTOR. |
JP3224829B2 (en) | 1991-08-15 | 2001-11-05 | 株式会社東芝 | Organic field effect device |
GB9117680D0 (en) | 1991-08-16 | 1991-10-02 | Philips Electronic Associated | Electronic matrix array devices |
DE69232814T2 (en) | 1991-08-19 | 2003-08-07 | Energy Conversion Devices Inc | ELECTRONICALLY ERASABLE, DIRECTLY WRITABLE MULTIBIT SINGLE CELL STORAGE ELEMENTS AND ARRANGEMENTS MADE THEREOF |
US5563081A (en) | 1992-03-23 | 1996-10-08 | Rohm Co., Inc. | Method for making a nonvolatile memory device utilizing a field effect transistor having a ferroelectric gate film |
JP2822791B2 (en) | 1992-06-30 | 1998-11-11 | 日本電気株式会社 | Semiconductor device |
RU2071126C1 (en) | 1992-08-27 | 1996-12-27 | Кригер Юрий Генрихович | Storage element |
US5579199A (en) | 1992-11-26 | 1996-11-26 | Sharp Kabushiki Kaisha | Non-volatile memory device and a method for producing the same |
US5581111A (en) | 1993-07-07 | 1996-12-03 | Actel Corporation | Dielectric-polysilicon-dielectric antifuse for field programmable logic applications |
US5818749A (en) | 1993-08-20 | 1998-10-06 | Micron Technology, Inc. | Integrated circuit memory device |
JPH07106440A (en) | 1993-10-04 | 1995-04-21 | Hitachi Ltd | Nonvolatile semiconductor memory and application system thereof |
JP3467858B2 (en) | 1993-11-02 | 2003-11-17 | ソニー株式会社 | Photoelectric conversion element |
JP4278721B2 (en) | 1994-09-30 | 2009-06-17 | テキサス インスツルメンツ インコーポレイテツド | Zener diode with high reverse breakdown voltage |
JPH08222648A (en) | 1995-02-14 | 1996-08-30 | Canon Inc | Memory |
US5572472A (en) | 1995-04-14 | 1996-11-05 | Delco Electronics Corporation | Integrated zener-zap nonvolatile memory cell with programming and pretest capability |
NO952545D0 (en) | 1995-06-23 | 1995-06-23 | Opticon As | Procedure for writing data in an optical memory |
US5691935A (en) | 1995-07-13 | 1997-11-25 | Douglass; Barry G. | Memory element and method of operation thereof |
US5849403A (en) | 1995-09-13 | 1998-12-15 | Kabushiki Kaisha Toshiba | Organic thin film device |
EP0772244B1 (en) | 1995-11-06 | 2000-03-22 | Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno | MOS technology power device with low output resistance and low capacity and related manufacturing process |
US5761115A (en) | 1996-05-30 | 1998-06-02 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US5734605A (en) | 1996-09-10 | 1998-03-31 | Motorola, Inc. | Multi-layer magnetic tunneling junction memory cells |
DE19640239A1 (en) | 1996-09-30 | 1998-04-02 | Siemens Ag | Storage cell with polymer capacitor |
JP3349638B2 (en) | 1996-11-15 | 2002-11-25 | シャープ株式会社 | Method and circuit for driving display device |
KR100604960B1 (en) | 1997-03-28 | 2006-07-26 | 가부시키가이샤 히타치세이사쿠쇼 | Nonvolatile semiconductor storage device and method for manufacturing the same and semiconductor device and method for manufacturing the same |
IL121312A (en) | 1997-07-14 | 2001-09-13 | Technion Res & Dev Foundation | Microelectronic components, their fabrication and electronic networks comprising them |
NO304956B1 (en) | 1997-07-22 | 1999-03-08 | Opticom As | Electrode device without and with a functional element, as well as an electrode device formed by electrode devices with functional element and applications thereof |
NO973993L (en) | 1997-09-01 | 1999-03-02 | Opticom As | Reading memory and reading memory devices |
SG77608A1 (en) | 1997-10-03 | 2001-01-16 | Inst Data Storage | Improvements relating to optical memories using electron trapping material |
EP1027723B1 (en) | 1997-10-14 | 2009-06-17 | Patterning Technologies Limited | Method of forming an electric capacitor |
EP1044452B1 (en) | 1997-12-04 | 2003-03-19 | Axon Technologies Corporation | Programmable sub-surface aggregating metallization structure and method of making same |
NO306529B1 (en) | 1998-01-16 | 1999-11-15 | Opticom As | Transistor |
JP2002515641A (en) | 1998-01-28 | 2002-05-28 | シン フイルム エレクトロニクス エイエスエイ | Method for producing three-dimensional conductive or semiconductive structure and method for erasing this structure |
US6064589A (en) | 1998-02-02 | 2000-05-16 | Walker; Darryl G. | Double gate DRAM memory cell |
JPH11312393A (en) | 1998-02-19 | 1999-11-09 | Sanyo Electric Co Ltd | Writing circuit for semiconductor memory |
GB2343308B (en) | 1998-10-30 | 2000-10-11 | Nikolai Franz Gregor Schwabe | Magnetic storage device |
US6487106B1 (en) | 1999-01-12 | 2002-11-26 | Arizona Board Of Regents | Programmable microelectronic devices and method of forming and programming same |
US6635914B2 (en) | 2000-09-08 | 2003-10-21 | Axon Technologies Corp. | Microelectronic programmable device and methods of forming and programming the same |
ATE361530T1 (en) | 1999-02-11 | 2007-05-15 | Univ Arizona | PROGRAMMABLE MICROELECTRONIC STRUCTURE AND METHOD FOR PRODUCING AND PROGRAMMING SAME |
ES2264928T3 (en) | 1999-02-12 | 2007-02-01 | Board Of Trustees Operating Michigan State University | NANOCAPSULES CONTAINING LOADED PARTICLES, THEIR USES AND PROCEDURES FOR THE PREPARATION OF THE SAME. |
US6459095B1 (en) | 1999-03-29 | 2002-10-01 | Hewlett-Packard Company | Chemically synthesized and assembled electronics devices |
US6128214A (en) | 1999-03-29 | 2000-10-03 | Hewlett-Packard | Molecular wire crossbar memory |
FR2792761B1 (en) | 1999-04-21 | 2003-05-23 | St Microelectronics Sa | DEVICE FOR PROGRAMMING AN ELECTRICALLY PROGRAMMABLE NON-VOLATILE MEMORY |
JP4491870B2 (en) | 1999-10-27 | 2010-06-30 | ソニー株式会社 | Driving method of nonvolatile memory |
US6384427B1 (en) | 1999-10-29 | 2002-05-07 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device |
DE19959904C2 (en) | 1999-12-11 | 2002-03-14 | Edward William Schlag | Method and device for controlling an electrical current through biomolecules |
NO315728B1 (en) | 2000-03-22 | 2003-10-13 | Thin Film Electronics Asa | Multidimensional addressing architecture for electronic devices |
US7194085B2 (en) | 2000-03-22 | 2007-03-20 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device |
US6449184B2 (en) | 2000-06-19 | 2002-09-10 | Matsushita Electric Industrial Co., Ltd. | Method for driving semiconductor memory |
US6403397B1 (en) | 2000-06-28 | 2002-06-11 | Agere Systems Guardian Corp. | Process for fabricating organic semiconductor device involving selective patterning |
US7025277B2 (en) | 2000-09-25 | 2006-04-11 | The Trustees Of Princeton University | Smart card composed of organic processing elements |
AU2002227138A1 (en) | 2000-10-24 | 2002-05-06 | Molecular Electronics Corporation | Three-terminal field-controlled molecular devices |
EP1344223A4 (en) | 2000-10-31 | 2005-05-25 | Univ California | Organic bistable device and organic memory cells |
NO20005980L (en) | 2000-11-27 | 2002-05-28 | Thin Film Electronics Ab | Ferroelectric memory circuit and method of its manufacture |
JP4667594B2 (en) | 2000-12-25 | 2011-04-13 | ルネサスエレクトロニクス株式会社 | Thin film magnetic memory device |
JP2002230982A (en) | 2001-02-01 | 2002-08-16 | Mitsubishi Electric Corp | Non-volatile semiconductor memory |
US6407953B1 (en) | 2001-02-02 | 2002-06-18 | Matrix Semiconductor, Inc. | Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays |
US6919633B2 (en) | 2001-03-07 | 2005-07-19 | Hewlett-Packard Development Company, L.P. | Multi-section foldable memory device |
US6618295B2 (en) | 2001-03-21 | 2003-09-09 | Matrix Semiconductor, Inc. | Method and apparatus for biasing selected and unselected array lines when writing a memory array |
AU2002340793A1 (en) | 2001-05-07 | 2002-11-18 | Coatue Corporation | Molecular memory device |
AU2002340795A1 (en) | 2001-05-07 | 2002-11-18 | Advanced Micro Devices, Inc. | Reversible field-programmable electric interconnects |
DE60220912T2 (en) | 2001-05-07 | 2008-02-28 | Advanced Micro Devices, Inc., Sunnyvale | MEMORY DEVICE WITH A SELF-INSTALLING POLYMER AND METHOD FOR THE PRODUCTION THEREOF |
US6873540B2 (en) | 2001-05-07 | 2005-03-29 | Advanced Micro Devices, Inc. | Molecular memory cell |
KR100895901B1 (en) | 2001-05-07 | 2009-05-04 | 어드밴스드 마이크로 디바이시즈, 인코포레이티드 | Switch element having memeory effect |
WO2003017282A1 (en) | 2001-08-13 | 2003-02-27 | Advanced Micro Devices, Inc. | Memory cell |
JP7106440B2 (en) | 2018-12-17 | 2022-07-26 | 東芝エネルギーシステムズ株式会社 | Turbine casing manufacturing method |
-
2002
- 2002-11-27 US US10/304,863 patent/US6806526B2/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4146876A (en) * | 1977-06-29 | 1979-03-27 | International Business Machines Corporation | Matrix addressed electrochromic display |
US5761116A (en) * | 1996-10-07 | 1998-06-02 | Advanced Micro Devices, Inc. | Vpp only scalable EEPROM memory cell having transistors with thin tunnel gate oxide |
US6055180A (en) * | 1997-06-17 | 2000-04-25 | Thin Film Electronics Asa | Electrically addressable passive device, method for electrical addressing of the same and uses of the device and the method |
US6388293B1 (en) * | 1999-10-12 | 2002-05-14 | Halo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, operating method of the same and nonvolatile memory array |
US6627944B2 (en) * | 2001-05-07 | 2003-09-30 | Advanced Micro Devices, Inc. | Floating gate memory device using composite molecular material |
US6498583B1 (en) * | 2001-12-27 | 2002-12-24 | Chung-Shan Institute Of Science And Technology | Real time multiple simulated targets generator for mono pulse radar |
Cited By (118)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040159835A1 (en) * | 2001-08-13 | 2004-08-19 | Krieger Juri Heinrich | Memory device |
US7026702B2 (en) * | 2001-08-13 | 2006-04-11 | Advanced Micro Devices, Inc. | Memory device |
US6746971B1 (en) * | 2002-12-05 | 2004-06-08 | Advanced Micro Devices, Inc. | Method of forming copper sulfide for memory cell |
US7482621B2 (en) | 2003-02-03 | 2009-01-27 | The Regents Of The University Of California | Rewritable nano-surface organic electrical bistable devices |
US20060131560A1 (en) * | 2003-02-03 | 2006-06-22 | The Regents Of The University Of California | Rewritable nano-surface organic electrical bistable devices |
US20060003472A1 (en) * | 2003-04-23 | 2006-01-05 | Micron Technology, Inc. | Polymer-based ferroelectric memory |
US20040214351A1 (en) * | 2003-04-23 | 2004-10-28 | Micron Technology, Inc. | Polymer-based ferroelectric memory |
US7768049B2 (en) | 2003-04-23 | 2010-08-03 | Micron Technology, Inc. | Polymer-based ferroelectric memory |
US20100290265A1 (en) * | 2003-04-23 | 2010-11-18 | Agarwal Vishnu K | Polymer-based ferroelectric memory |
US8120083B2 (en) | 2003-04-23 | 2012-02-21 | Micron Technology, Inc. | Polymer-based ferroelectric memory |
US7049153B2 (en) | 2003-04-23 | 2006-05-23 | Micron Technology, Inc. | Polymer-based ferroelectric memory |
US9236119B2 (en) | 2003-06-03 | 2016-01-12 | Micron Technology, Inc. | Diode/superionic conductor/polymer memory structure |
US7338851B2 (en) * | 2003-06-03 | 2008-03-04 | Micron Technology, Inc. | Diode/superionic conductor/polymer memory structure |
US6921912B2 (en) | 2003-06-03 | 2005-07-26 | Micron Technology, Inc. | Diode/superionic conductor/polymer memory structure |
US20080237563A1 (en) * | 2003-06-03 | 2008-10-02 | Campbell Kristy A | Diode/superionic conductor/polymer memory structure |
US9985076B2 (en) | 2003-06-03 | 2018-05-29 | Micron Technology, Inc. | Diode/superionic conductor/polymer memory structure |
US9614004B2 (en) | 2003-06-03 | 2017-04-04 | Micron Technology, Inc. | Diode/superionic conductor/polymer memory structure |
US20040245517A1 (en) * | 2003-06-03 | 2004-12-09 | Campbell Kristy A. | Diode/superionic conductor/polymer memory structure |
US20040262591A1 (en) * | 2003-06-03 | 2004-12-30 | Campbell Kristy A. | Diode/superionic conductor/polymer memory structure |
US7274035B2 (en) | 2003-09-03 | 2007-09-25 | The Regents Of The University Of California | Memory devices based on electric field programmable films |
US20080095924A1 (en) * | 2003-09-03 | 2008-04-24 | Rohm And Haas Company | Memory devices based on electric field programmable films |
US20050058009A1 (en) * | 2003-09-03 | 2005-03-17 | Yang Yang | Memory devices based on electric field programmable films |
US7557372B2 (en) | 2003-09-03 | 2009-07-07 | The Regents Of The University Of California | Memory devices based on electric field programmable films |
WO2005024839A1 (en) * | 2003-09-11 | 2005-03-17 | Infineon Technologies Ag | Storage location having an ionic conduction storage mechanism and method for the production thereof |
JP2010157769A (en) * | 2003-10-01 | 2010-07-15 | Spansion Llc | Method of processing organic memory device |
US7544966B2 (en) | 2003-12-03 | 2009-06-09 | The Regents Of The University Of California | Three-terminal electrical bistable devices |
US20070164272A1 (en) * | 2003-12-03 | 2007-07-19 | Yang Yang | Three-terminal electrical bistable devices |
KR101106402B1 (en) * | 2004-01-29 | 2012-01-17 | 소니 주식회사 | Memory device |
US20050202620A1 (en) * | 2004-03-10 | 2005-09-15 | Campbell Kristy A. | Method to manufacture polymer memory with copper ion switching species |
US6956761B2 (en) | 2004-03-10 | 2005-10-18 | Micron Technology, Inc. | Method to manufacture polymer memory with copper ion switching species |
US20070252126A1 (en) * | 2004-03-15 | 2007-11-01 | Haruo Kawakami | Driver and Drive Method for Organic Bistable Electrical Device and Organic Led Display |
WO2005089288A3 (en) * | 2004-03-15 | 2006-10-12 | Fuji Electric Holdings | Driver and drive method for organic bistable electrical device and organic led display |
GB2429113B (en) * | 2004-03-15 | 2009-06-24 | Fuji Electric Holdings Co | Driver and drive method for organic bistable electrical device and organic led display |
GB2429113A (en) * | 2004-03-15 | 2007-02-14 | Fuji Electric Holdings Co | Driver and drive method for organic bistable electrical device and organic led display |
WO2005089288A2 (en) * | 2004-03-15 | 2005-09-29 | Fuji Electric Holdings Co., Ltd. | Driver and drive method for organic bistable electrical device and organic led display |
US20050212022A1 (en) * | 2004-03-24 | 2005-09-29 | Greer Edward C | Memory cell having an electric field programmable storage element, and method of operating same |
US7750341B2 (en) | 2004-05-17 | 2010-07-06 | The Regents Of The University Of California | Bistable nanoparticle-polymer composite for use in memory devices |
US20070281150A1 (en) * | 2004-05-17 | 2007-12-06 | The Regents Of The University Of California | Bistable Nanoparticle-Polymer Composite for Use in Memory Devices |
US20050270442A1 (en) * | 2004-05-20 | 2005-12-08 | Yang Yang | Nanoparticle-polymer bistable devices |
US7554111B2 (en) | 2004-05-20 | 2009-06-30 | The Regents Of The University Of California | Nanoparticle-polymer bistable devices |
US20060011942A1 (en) * | 2004-07-15 | 2006-01-19 | Kim Hyun T | 2-Terminal semiconductor device using abrupt metal-insulator transition semiconductor material |
US7728327B2 (en) * | 2004-07-15 | 2010-06-01 | Electronics And Telecommunications Research Institute | 2-terminal semiconductor device using abrupt metal-insulator transition semiconductor material |
GB2432245A (en) * | 2004-08-17 | 2007-05-16 | Spansion Llc | Systems and methods for adjusting programming thresholds of polymer memory cells |
US7289353B2 (en) | 2004-08-17 | 2007-10-30 | Spansion, Llc | Systems and methods for adjusting programming thresholds of polymer memory cells |
GB2432245B (en) * | 2004-08-17 | 2008-03-19 | Spansion Llc | Polymer memory device with adjustable programming threshold |
JP4750119B2 (en) * | 2004-08-17 | 2011-08-17 | スパンション エルエルシー | System and method for adjusting the programming threshold of a polymer memory cell |
US20060038982A1 (en) * | 2004-08-17 | 2006-02-23 | Spansion, Llc | Systems and methods for adjusting programming thresholds of polymer memory cells |
WO2006023337A1 (en) * | 2004-08-17 | 2006-03-02 | Spansion Llc | Systems and methods for adjusting programming thresholds of polymer memory cells |
US20080089113A1 (en) * | 2004-10-28 | 2008-04-17 | The Regents Of The University Of California | Organic-Complex Thin Film For Nonvolatile Memory Applications |
US7374654B1 (en) * | 2004-11-01 | 2008-05-20 | Spansion Llc | Method of making an organic memory cell |
US7876596B2 (en) | 2004-11-08 | 2011-01-25 | Waseda University | Memory element and method for manufacturing same |
US20070230235A1 (en) * | 2004-11-26 | 2007-10-04 | C/O Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device |
US7688624B2 (en) | 2004-11-26 | 2010-03-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
WO2006086248A1 (en) * | 2005-02-07 | 2006-08-17 | Spansion Llc | Memory device including barrier layer for improved switching speed and data retention |
JP2011101025A (en) * | 2005-02-28 | 2011-05-19 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
KR101078150B1 (en) * | 2005-03-17 | 2011-10-28 | 삼성전자주식회사 | Nonvolatile Nano-channel Memory Device using Orgnic-Inorganic Complex Mesoporous Material |
US7968464B2 (en) * | 2005-03-25 | 2011-06-28 | Spansion Llc | Memory device with improved data retention |
US20060214304A1 (en) * | 2005-03-25 | 2006-09-28 | Zhida Lan | Memory device with improved data retention |
US20110210412A1 (en) * | 2005-03-25 | 2011-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Memory element, memory device, and semiconductor device |
US8399881B2 (en) | 2005-03-25 | 2013-03-19 | Semiconductor Energy Laboratory Co., Ltd. | Memory element, memory device, and semiconductor device |
US7307321B1 (en) * | 2005-03-25 | 2007-12-11 | Spansion Llc | Memory device with improved data retention |
US7956352B2 (en) | 2005-03-25 | 2011-06-07 | Semiconductor Energy Laboratory Co., Ltd. | Memory element comprising an organic compound and an insulator |
US7830015B2 (en) * | 2005-03-25 | 2010-11-09 | Spansion Llc | Memory device with improved data retention |
US20110027992A1 (en) * | 2005-03-25 | 2011-02-03 | Zhida Lan | Memory device with improved data retention |
US20080210932A1 (en) * | 2005-03-25 | 2008-09-04 | Semiconductor Energy | Memory Element, Memory Device, and Semiconductor Device |
US8288197B2 (en) | 2005-04-27 | 2012-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a semiconductor device including a memory device comprising an insulator mixture region in a conductive layer |
US20090140231A1 (en) * | 2005-04-27 | 2009-06-04 | Semiconductor Energy Labortory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US7700984B2 (en) | 2005-05-20 | 2010-04-20 | Semiconductor Energy Laboratory Co., Ltd | Semiconductor device including memory cell |
US20060263634A1 (en) * | 2005-05-20 | 2006-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof and method for writing memory element |
US7791066B2 (en) | 2005-05-20 | 2010-09-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof and method for writing memory element |
US20060261331A1 (en) * | 2005-05-20 | 2006-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
KR101265885B1 (en) | 2005-06-02 | 2013-05-20 | 소니 주식회사 | Storage device and semiconductor apparatus |
WO2007005871A2 (en) * | 2005-07-01 | 2007-01-11 | Spansion Llc | Stackable memory device and organic transistor structure |
WO2007005872A1 (en) * | 2005-07-05 | 2007-01-11 | Spansion Llc | Resitive memory device with improved data retention |
WO2007005871A3 (en) * | 2005-07-05 | 2007-09-07 | Spansion Llc | Stackable memory device and organic transistor structure |
US20070007585A1 (en) * | 2005-07-05 | 2007-01-11 | Spansion Llc | Memory device with improved data retention |
US20070009821A1 (en) * | 2005-07-08 | 2007-01-11 | Charlotte Cutler | Devices containing multi-bit data |
EP1946374A4 (en) * | 2005-11-09 | 2014-01-01 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
EP1946374A1 (en) * | 2005-11-09 | 2008-07-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR100744959B1 (en) | 2005-12-05 | 2007-08-02 | 한국전자통신연구원 | Organic Semiconductor Devices and Fabrication Methods of the same |
US20070126001A1 (en) * | 2005-12-05 | 2007-06-07 | Sung-Yool Choi | Organic semiconductor device and method of fabricating the same |
US20070215977A1 (en) * | 2006-03-10 | 2007-09-20 | Samsung Electronics Co., Ltd. | Resistance random access memory device and a method of manufacturing the same |
US8421061B2 (en) | 2006-03-10 | 2013-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Memory element and semiconductor device including the memory element |
US20080017849A1 (en) * | 2006-03-10 | 2008-01-24 | Semiconductor Energy Laboratory Co., Ltd. | Memory element and semiconductor device |
US8009454B2 (en) | 2006-03-10 | 2011-08-30 | Samsung Electronics Co., Ltd. | Resistance random access memory device and a method of manufacturing the same |
US20080112206A1 (en) * | 2006-10-31 | 2008-05-15 | Tzu-Ning Fang | Method of selecting operating characteristics of a resistive memory device |
US7646624B2 (en) | 2006-10-31 | 2010-01-12 | Spansion Llc | Method of selecting operating characteristics of a resistive memory device |
WO2008054572A1 (en) * | 2006-10-31 | 2008-05-08 | Spansion Llc | Method of selecting operating characteristics of a resistive memory device |
US20110189819A1 (en) * | 2007-07-20 | 2011-08-04 | Macronix International Co., Ltd. | Resistive Memory Structure with Buffer Layer |
US20100096688A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials, Inc. | Non-volatile memory having charge trap layer with compositional gradient |
US8501568B2 (en) | 2008-10-21 | 2013-08-06 | Applied Materials, Inc. | Method of forming flash memory with ultraviolet treatment |
US20100099247A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials Inc. | Flash memory with treated charge trap layer |
US8252653B2 (en) | 2008-10-21 | 2012-08-28 | Applied Materials, Inc. | Method of forming a non-volatile memory having a silicon nitride charge trap layer |
US20100096687A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials, Inc. | Non-volatile memory having silicon nitride charge trap layer |
US7816205B2 (en) | 2008-10-21 | 2010-10-19 | Applied Materials, Inc. | Method of forming non-volatile memory having charge trap layer with compositional gradient |
US8264864B2 (en) * | 2008-12-19 | 2012-09-11 | Unity Semiconductor Corporation | Memory device with band gap control |
US20100155722A1 (en) * | 2008-12-19 | 2010-06-24 | Unity Semiconductor Corporation | Memory device with band gap control |
US20100270609A1 (en) * | 2009-04-22 | 2010-10-28 | Applied Materials, Inc. | Modification of charge trap silicon nitride with oxygen plasma |
US8198671B2 (en) | 2009-04-22 | 2012-06-12 | Applied Materials, Inc. | Modification of charge trap silicon nitride with oxygen plasma |
FR2946788A1 (en) * | 2009-06-11 | 2010-12-17 | Thales Sa | DEVICE WITH ADJUSTABLE RESISTANCE. |
WO2010142762A1 (en) * | 2009-06-11 | 2010-12-16 | Thales | Ferroelectric device with adjustable resistance |
WO2011121404A1 (en) * | 2010-03-29 | 2011-10-06 | Centre National De La Recherche Scientifique | Single-layer organometallic polymers, and method of synthesis |
FR2957925A1 (en) * | 2010-03-29 | 2011-09-30 | Centre Nat Rech Scient | SINGLE-PIECE ORGANOMETALLIC POLYMERS AND PROCESS FOR SYNTHESIS |
CN104518083A (en) * | 2013-09-26 | 2015-04-15 | 中国科学院宁波材料技术与工程研究所 | Memory cell of resistive random access memory and preparation method thereof |
US10090461B2 (en) * | 2014-06-26 | 2018-10-02 | Intel Corporation | Oxide-based three-terminal resistive switching logic devices |
US20170148982A1 (en) * | 2014-06-26 | 2017-05-25 | Intel Corporation | Oxide-based three-terminal resistive switching logic devices |
CN106981568A (en) * | 2017-03-30 | 2017-07-25 | 南京邮电大学 | A kind of flexible memristor with biological synapse analog functuion and preparation method thereof |
US10700093B1 (en) | 2018-12-20 | 2020-06-30 | Sandisk Technologies Llc | Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same |
US10957711B2 (en) | 2018-12-20 | 2021-03-23 | Sandisk Technologies Llc | Ferroelectric device with multiple polarization states and method of making the same |
US11271009B2 (en) | 2018-12-20 | 2022-03-08 | Sandisk Technologies Llc | Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same |
US11177284B2 (en) | 2018-12-20 | 2021-11-16 | Sandisk Technologies Llc | Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same |
CN109755385A (en) * | 2019-01-03 | 2019-05-14 | 华东师范大学 | Artificial synapse device and preparation method and application based on functional poly thiophene-based |
WO2020159214A1 (en) * | 2019-01-29 | 2020-08-06 | 한양대학교 산학협력단 | Selector device comprising polycrystalline metal oxide layer and cross-point memory comprising same |
US11222920B2 (en) | 2020-02-04 | 2022-01-11 | Western Digital Technologies, Inc. | Magnetic device including multiferroic regions and methods of forming the same |
US11107516B1 (en) | 2020-02-24 | 2021-08-31 | Sandisk Technologies Llc | Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same |
US11264562B1 (en) | 2020-08-27 | 2022-03-01 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
US11276446B1 (en) | 2020-08-27 | 2022-03-15 | Western Digital Technologies, Inc. | Multiferroic-assisted voltage controlled magnetic anisotropy memory device and methods of manufacturing the same |
CN113675291A (en) * | 2021-08-20 | 2021-11-19 | 电子科技大学 | Double-layer silicon-based photoelectric synapse device based on Schottky contact and preparation method |
Also Published As
Publication number | Publication date |
---|---|
US20040026729A9 (en) | 2004-02-12 |
US6806526B2 (en) | 2004-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6806526B2 (en) | Memory device | |
US6768157B2 (en) | Memory device | |
US6815286B2 (en) | Memory device | |
US6858481B2 (en) | Memory device with active and passive layers | |
US6838720B2 (en) | Memory device with active passive layers | |
US7465956B1 (en) | Stacked organic memory devices and methods of operating and fabricating | |
JP5443246B2 (en) | How to handle organic memory devices | |
JP4903562B2 (en) | Memory device and method of using or manufacturing the device | |
US8952493B2 (en) | Memory cell device and method of manufacture | |
JP2007519220A5 (en) | ||
KR20060084667A (en) | Method for driving memory devices to exhibit multi-state | |
US6960783B2 (en) | Erasing and programming an organic memory device and method of fabricating | |
Zahoor et al. | Resistive random access memory: introduction to device mechanism, materials and application to neuromorphic computing | |
Saini et al. | Resistive switching behavior of TiO2/(PVP: MoS2) nanocomposite hybrid bilayer in rigid and flexible RRAM devices | |
WO2006049261A1 (en) | Memory element and method for manufacturing same | |
KR20070079432A (en) | Organic memory device and preparation method thereof | |
KR101497758B1 (en) | Resistance random access memory including quantum dots and Method of manufacturing the same | |
RU2256957C2 (en) | Memory cell | |
Paul et al. | Electrical Bistability by Creating an Internal Electrical Field and Its Application in Emerging Two-terminal Electronic Memory Devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: COATUE CORPORATION, MASSACHUSETTS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KRIEGER, JURI H.;YUDANOV, NIKOLAI;REEL/FRAME:013549/0649 Effective date: 20021126 |
|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COATUE CORPORATION;REEL/FRAME:014265/0481 Effective date: 20030708 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SPANSION INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:019047/0532 Effective date: 20070131 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION INC.;REEL/FRAME:019069/0301 Effective date: 20070131 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: BARCLAYS BANK PLC,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338 Effective date: 20100510 Owner name: BARCLAYS BANK PLC, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338 Effective date: 20100510 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 Owner name: SPANSION INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 Owner name: SPANSION TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 |
|
REMI | Maintenance fee reminder mailed | ||
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |